EAST SEARCH 09/24/2007 TLM

	Туре	L#	Hits	Search Text	DBs
1	BRS	L1	1548	712/209,210,233,300.ccls.	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B
2	BRS	L2	238	711/123.ccls.	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B
3	BRS	L3	183	711/210.ccls.	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
4	BRS	L4	138	714/53.ccls.	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B
5	BRS	L 5	803	714/710,711.ccls.	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B
6	BRS	L6	267	712/213.ccls.	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
7	BRS	L7	689	instruction adj exten\$4	US- PGPUB; USPAT; USOCR; IBM_TD B
8	BRS	L8	Δ'/Δ	L7 (partition\$4 or split\$4 or group\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
9	BRS	L9	112	L8 contiguous\$4	US- PGPUB; USPAT; USOCR; IBM_TD B
10	BRS	L10	299	instruction adj extension\$2	US- PGPUB; USPAT; USOCR; IBM_TD B
11	BRS	L11	ドナウス	L10 (partition\$4 or split\$4 or group\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L#	Hits	Search Text	DBs
12	BRS	L12	51	Lll contiguous\$4	US- PGPUB; USPAT; USOCR; IBM_TD B
13	BRS	L14 ·	102	L10 partition\$4	US- PGPUB; USPAT; USOCR; IBM_TD B
14	BRS	L17	51	Lll contiguous	US- PGPUB; USPAT; USOCR; IBM_TD B
15	BRS	L19	0	Ll0 partitiion\$4	US- PGPUB; USPAT; USOCR; IBM_TD B
16	BRS	L20	0	instruction adj extenstion\$2	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
17	BRS	L25	182	711/210.ccls.	US- PGPUB; USPAT; USOCR; IBM_TD B
18	BRS	L26	77	L25 exten\$4	US- PGPUB; USPAT; USOCR; IBM_TD B
19	BRS	L28	23632	((constant\$2 or immediate\$2) near4 separate\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B
20	BRS	L29	269	L28 instruction contiguous	US- PGPUB; USPAT; USOCR; IBM_TD B
21	BRS	L30	171	L29 pointer\$2	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
22	BRS	L31	170	L30 (memory or register\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
23	BRS	L32	689	instruction adi exten\$4	US- PGPUB; USPAT; USOCR; IBM_TD B
24	BRS	L33		L32 (partition\$4 or split\$4 or group\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
25	BRS	L34	112	L33 contiguous\$4	US- PGPUB; USPAT; USOCR; IBM_TD B
26	BRS	L36	182	711/210.ccls.	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
27	BRS	L37	77	L36 exten\$4	US- PGPUB; USPAT; USOCR; IBM_TD B
28	BRS	L39	1	(((constant\$2 or immediate\$2) near4 separate\$3) near3 pointer\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
29	BRS	L4 0	1	(((constant\$2 or immediate\$2) near4 separate\$3) near4 pointer\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
30	BRS	L41	170	L31 stor\$4	US- PGPUB; USPAT; USOCR; IBM_TD B
31	BRS	L42	299	instruction adj extension\$2	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
32	BRS	L43	1//4	L42 (partition\$4 or split\$4 or group\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
33	BRS	L44	51	L43 contiguous\$4	US- PGPUB; USPAT; USOCR; IBM_TD B
34	BRS	L45	102	L42 partition\$4	US- PGPUB; USPAT; USOCR; IBM_TD B
35	BRS	L48	0	L42 partitiion\$4	US- PGPUB; USPAT; USOCR; IBM_TD B
36	BRS	L49	803	714/710.ccls. or 714/711.ccls.	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
37	BRS	L50	92	L49 contiguous	US- PGPUB; USPAT; USOCR; IBM_TD B
38	BRS	L51	90	L50 memory	US- PGPUB; USPAT; USOCR; IBM_TD B
39	BRS .	L52	177	(memory adj patch\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
40	BRS	L55	51	L43 contiguous	US- PGPUB; USPAT; USOCR; IBM_TD B
41	BRS	L59	54	"L323" contiguous	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
42	BRS	L61	1018	microsequencer	US- PGPUB; USPAT; USOCR; IBM_TD B
43	BRS	L62	218	L61 contiguous	US- PGPUB; USPAT; USOCR; IBM_TD B
44	BRS	L63	187		US- PGPUB; USPAT; USOCR; IBM_TD B
45	BRS	L64	39	L52 contiguous	US- PGPUB; USPAT; USOCR; IBM_TD B
46	BRS	L65		instruction adj extenstion\$2	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
47	BRS	L66	54	instruction near2 cache near2 width	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B
48	BRS	L67	159	instruction near2 cache near2 width	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B
49	BRS	L68	27	(instruction near2 cache near2 width) and instruction near2 (extension or prefix or predicate)	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
50	BRS	L69	153	((combin\$3 or merg\$3) with instruction with (extension))	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B
51	BRS	L73	104	(instruction near2 cache) and ((combin\$3 or merg\$3) with instruction with (extension))	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B
52	BRS	L18	1	L15 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B
53	BŔS	L56	1	L46 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
54	BRS	L60	1	"6308258".pn.	US- PGPUB; USPAT; USOCR; IBM_TD B
55	BRS	L72	1	(instruction near2 cache near2 width) same instruction near2 (extension or prefix or predicate)	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B
56	BRS	L13	85	L9 not L12	US- PGPUB; USPAT; USOCR; IBM_TD B
57	BRS	L15	42	L14 contiguous	US- PGPUB; USPAT; USOCR; IBM_TD B
58	BRS	L16	9	L12 not L15	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
59	BRS	L21	6	gschwind-michael.in.	US- PGPUB; USPAT; USOCR; IBM_TD B
60	BRS	L22	4	altman-erik.in.	US- PGPUB; USPAT; USOCR; IBM_TD B
61	BRS	L23	47	luick-david-a.in.	US- PGPUB; USPAT; USOCR; IBM_TD B
62	BRS	L24	14	L23 exten\$4	US- PGPUB; USPAT; USOCR; IBM_TD B
63	BRS	L27	11	L26 contiguous	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
64	BRS	L35	4	altman-erik.in.	US- PGPUB; USPAT; USOCR; IBM_TD B
65	BRS	L38	11	L37 contiguous	US- PGPUB; USPAT; USOCR; IBM_TD B
66	BRS	L46	42	L45 contiguous	US- PGPUB; USPAT; USOCR; IBM_TD B
67	BRS	L47	9	L44 not L46	US- PGPUB; USPAT; USOCR; IBM_TD B
68	BRS	L53	47	luick-david-a.in.	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
69	BRS	L54	14	L53 exten\$4	US- PGPUB; USPAT; USOCR; IBM_TD B
70	BRS	L57	85	L34 not L44	US- PGPUB; USPAT; USOCR; IBM_TD B
71	BRS	L58	6	gschwind-michael.in.	US- PGPUB; USPAT; USOCR; IBM_TD B
72	BRS	L70	34	((combin\$3 or merg\$3) near4 instruction near4 (extension))	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
73	BRS	L71	5	(instruction near2 cache) same ((combin\$3 or merg\$3) with instruction with (extension))	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B
74	BRS	L74	13	(instruction near2 cache near2 width) and instruction near2 (extension)	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B
75	BRS	L75	65	instruction near2 extension near2 cache	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
1	BRS	L2	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
2	BRS	L6	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
3	BRS	L 7	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
4	BRS	L8	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
5	BRS	L9	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
6	BRS	L10	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
7	BRS	L11	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
8	BRS	L12	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
9	BRS	L17	836	(page near3 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
10	BRS	L18	264	(page adj partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
11	BRS	L19	1404	"L11" extension	US- PGPUB; USPAT; USOCR; IBM_TD B
12	BRS	L23	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
13	BRS	L24	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
14	BRS	L25	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
15	BRS	L26	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
16	BRS	L27	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
17	BRS	L28	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
18	BRS	L29	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD
19	BRS	L30	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
20	BRS	L31	836	(page near3 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
21	BRS	L32	264	(page adj partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
22	BRS	L33	1404	"L11" extension	US- PGPUB; USPAT; USOCR; IBM_TD B
23	BRS	L47	אווה	partition\$4 (individual adj page\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
24	BRS	L51	339	(memory adj pag\$4) (extend\$2 near2 bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
25	BRS	L53	0	(memory adj pag\$4) (extens\$2 adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
26	BRS	L54	23	(memory adj pag\$4) (extension adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD
27	BRS	L57	357	(32-bit adj instruction) (8-bit)	US- PGPUB; USPAT; USOCR; IBM_TD B
28	BRS	L69	2	(fixed adj length)(bit adj instruction) (extension adj bits) (page adj table\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
29	BRS	L77	0	"566510".PN.	US- PGPUB; USPAT; USOCR; IBM_TD B
30	BRS	L85	264	(page adj partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
31	BRS	L86	117	L85 extension	US- PGPUB; USPAT; USOCR; IBM_TD B
32	BRS	L91	0	((code adj page\$2) near4	US- PGPUB; USPAT; USOCR; IBM_TD B
33	BRS	L97	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
34	BRS	L98	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
35	BRS .	L99	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
36	BRS	L100	264	(page adj partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
37	BRS	L103	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
38	BRS	L114	0	(memory adj pag\$4) (extens\$2 adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
39	BRS	L115	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
40	BRS	L117	836	(page near3 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
41	BRS	L118	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
42	BRS	L119	אווא	partition\$4 (individual adj page\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
43	BRS	L122	23		US- PGPUB; USPAT; USOCR; IBM_TD B
44	BRS	L123	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
45	BRS	L124	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
46	BRS	L126	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
47	BRS	L127	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
48	BRS	L128	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
49	BRS	L129	1404	"L11" extension	US- PGPUB; USPAT; USOCR; IBM_TD B
50	BRS	L130 _.	836	(page near3 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
51	BRS	L131	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
52	BRS	L132	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
53	BRS	L133	339	(memory adj pag\$4) (extend\$2 near2 bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
54	BRS	L134	357	(32-bit adj instruction) (8-bit)	US- PGPUB; USPAT; USOCR; IBM_TD B
55	BRS	L135	1404	"L11" extension	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
56	BRS	L136	2	(fixed adj length)(bit adj instruction) (extension adj bits) (page adj table\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
57	BRS	L137	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
58	BRS	L138	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
59	BRS	L140	0	"566510".PN.	US- PGPUB; USPAT; USOCR; IBM_TD B
60	BRS	L168	264	(page adj partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
61	BRS	L199	264	(page adj partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
62	BRS	L200	117	L199 extension	US- PGPUB; USPAT; USOCR; IBM_TD B
63	BRS	L208	264	(page adj partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
64	BRS	L245	264	(page adj partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
65	BRS	L250	4	altman-erik.in.	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
66	BRS	L251	6	gschwind-michael.in.	US- PGPUB; USPAT; USOCR; IBM_TD B
67	BRS	L252	0	luick-david.in.	US- PGPUB; USPAT; USOCR; IBM_TD B
68	BRS	L253	0	luick-davidin.	US- PGPUB; USPAT; USOCR; IBM_TD B
69	BRS	L254	47	luick-david-a.in.	US- PGPUB; USPAT; USOCR; IBM_TD B
70	BRS	L255	0	prener-daniel.in.	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
71	BRS	L256	39	prener.in.	US- PGPUB; USPAT; USOCR; IBM_TD B
72	BRS	L257	0	rivers-jude.in.	US- PGPUB; USPAT; USOCR; IBM_TD B
73	BRS	L260	2	sathaye-sumedh.in.	US- PGPUB; USPAT; USOCR; IBM_TD B
74	BRS	L261	25	wellman-john-david.in.	US- PGPUB; USPAT; USOCR; IBM_TD B
75	BRS	L262		L259 ((code adj page\$2) or codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
76	BRS	L263	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
77	BRS	L264	836	(page near3 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
78	BRS	L265	202 .	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
79	BRS	L267	0	(memory adj pag\$4) (extens\$2 adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
80	BRS	L268	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
81	BRS	L269	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
82	BRS	L270	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
83	BRS	L271	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
84	BRS	L272	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
85	BRS	L273	0	"566510".PN.	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
86	BRS	L274	2	(fixed adj length)(bit adj instruction) (extension adj bits) (page adj table\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
87	BRS	L275	357	(32-bit adj \instruction) (8-bit)	US- PGPUB; USPAT; USOCR; IBM_TD B
88	BRS	L276	23	(memory adj pag\$4) (extension adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
89	BRS	L277	0	(memory adj pag\$4) (extens\$2 adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
90	BRS	L278	339	(memory adj pag\$4) (extend\$2 near2 bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
91	BRS	L279	In 116		US- PGPUB; USPAT; USOCR; IBM_TD B
92	BRS	L280	1404	"L11" extension	US- PGPUB; USPAT; USOCR; IBM_TD B
93	BRS	L281	836	(page near3 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
94	BRS	L282	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
95	BRS	L283	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
96	BRS	L284	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
97	BRS	L285	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
98	BRS	L286	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
99	BRS	L287	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
100	BRS	L288	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
101	BRS	L289	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
102	BRS	L290	1404	"L11" extension	US- PGPUB; USPAT; USOCR; IBM_TD B
103	BRS	L291	836	(page near3 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
104	BRS	L292	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
105	BRS	L293	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
106	BRS	L294	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
107	BRS	L295	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
108	BRS	L296	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
109	BRS	L297	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
110	BRS	L298	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
111	BRS	L299	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
112	BRS	L304	1404	"L11" extension	US- PGPUB; USPAT; USOCR; IBM_TD B
113	BRS	L306	357	(32-bit adj instruction) (8-bit)	US- PGPUB; USPAT; USOCR; IBM_TD B
114	BRS	L307	339	(memory adj pag\$4) (extend\$2 near2 bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
115	BRS	L308	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
116	BRS	L309	23	(memory adj pag\$4) (extension adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
117	BRS	L310	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
118	BRS	L311	1404	"L11" extension	US- PGPUB; USPAT; USOCR; IBM_TD B
119	BRS	L312	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
120	BRS	L313		partition\$4 (individual adj page\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
121	BRS	L314	836	(page near3 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
122	BRS	L315	0	((code adj page\$2) near4	US- PGPUB; USPAT; USOCR; IBM_TD B
123	BRS	L316	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
124	BRS	L317	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
125	BRS	L322	0	"566510".PN.	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
126	BRS	L323	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
127	BRS	L324	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
128	BRS	L325	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
129	BRS	L326	1	(fixed adj length)(bit adj instruction) (extension adj bits) (page adj table\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
130	BRS	L59	1	(32-bit adj instruction) (8-bit adj extend\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
131	BRS	L68		(fixed adj length)(bit adj instruction) (extension adj bits) (memory adj page)	US- PGPUB; USPAT; USOCR; IBM_TD B
132	BRS	L78	1		US- PGPUB; USPAT; USOCR; IBM_TD B
133	BRS	L79	1	"5935237".PN.	US- PGPUB; USPAT; USOCR; IBM_TD B
134	BRS	L80	1	"6314504".PN.	US- PGPUB; USPAT; USOCR; IBM_TD B
135	BRS	L109	1	"6314504".PN.	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
136	BRS	L116	1	(fixed adj length)(bit adj instruction) (extension adj bits) (memory adj page)	US- PGPUB; USPAT; USOCR; IBM_TD B
137	BRS	L121	1	III S G 3 S 7 3 I DN	US- PGPUB; USPAT; USOCR; IBM_TD B
138	BRS	L125	1	"5666510".PN.	US- PGPUB; USPAT; USOCR; IBM_TD B
139	BRS	L139	1	(32-bit adj instruction) (8-bit adj extend\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B
140	BRS	L300	1	"5666510".PN.	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
141	BRS	L303	1	"5935237".PN.	US- PGPUB; USPAT; USOCR; IBM_TD B
142	BRS	L318	1	"6314504".PN.	US- PGPUB; USPAT; USOCR; IBM_TD B
143	BRS	L319	1	"6314504".PN.	US- PGPUB; USPAT; USOCR; IBM_TD B
144	BRS	L320		(fixed adj length)(bit adj instruction) (extension adj bits) (memory adj page)	US- PGPUB; USPAT; USOCR; IBM_TD B
145	BRS	L321	1	(32-bit adj instruction) (8-bit adj extend\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
146	BRS	L329		(fixed adj length)(bit adj instruction) (extension adj bits) (memory adj page)	US- PGPUB; USPAT; USOCR; IBM_TD B
147	BRS	L330	1	"5935237".PN.	US- PGPUB; USPAT; USOCR; IBM_TD B
148	BRS	L331	1	"5666510".PN.	US- PGPUB; USPAT; USOCR; IBM_TD B
149	BRS	L332	1	(32-bit adj instruction) (8-bit adj extend\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B
150	BRS	L1	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
151	BRS	L3	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
152	BRS	L4	25		US- PGPUB; USPAT; USOCR; IBM_TD
153	BRS	L5	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
154	BŖS	L13	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
155	BRS	L14	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
156	BRS	L15	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
157	BRS	L16	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
158	BRS	L21	36	L20 processor	US- PGPUB; USPAT; USOCR; IBM_TD B
159	BRS	L22	12	L21 boundary	US- PGPUB; USPAT; USOCR; IBM_TD B
160	BRS	L34	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
161	BRS	L35	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
162	BRS	L36	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
163	BRS	L37	14		US- PGPUB; USPAT; USOCR; IBM_TD B
164	BRS	L38	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
165	BRS	L39	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#.	Hits	Search Text	DBs
166	BRS	L40	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
167	BRS	L41	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
168	BRS	L43	36	L42 processor	US- PGPUB; USPAT; USOCR; IBM_TD B
169	BRS	L44	12	L43 boundary	US- PGPUB; USPAT; USOCR; IBM_TD B
170	BRS	L45	2	L43 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
171	BRS	L46	6	L32 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B
172	BRS	L48	3	partition\$4 near5 (individual adj page\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
173	BRS	L49	6		US- PGPUB; USPAT; USOCR; IBM_TD B
174	BRS	L50	29	(memory adj pag\$4) near5 partition	US- PGPUB; USPAT; USOCR; IBM_TD B
175	BRS	L52	39	(memory adj pag\$4) (extend\$2 adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
176	BRS	L55	59	(memory adj pag\$4) (extens\$4 adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
177	BRS	L56	7	L55 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B
178	BRS	L58	4	(32-bit adj instruction) (8-bit adj extension)	US- PGPUB; USPAT; USOCR; IBM_TD B
179	BRS	L60	4	(32-bit adj instruction) (8-bit near3 extend\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B
180	BRS	L61	5	(32-bit adj instruction) (8-bit near3 extens\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
181	BRS	L62	86	(32-bit adj instruction) (bit near3 extens\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B
182	BRS	L63	12	(32-bit adj instruction) (extension adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
183	BRS	L64	101		US- PGPUB; USPAT; USOCR; IBM_TD B
184	BRS	L65	83	(bit adj instruction) (extension adj bits)	US- PGPUB; USPAT; USOCR; IBM_TD B
185	BRS	L66	44	(fixed adj length)(bit adj instruction) (extension adj bits)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
186	BRS	L67	43	(fixed adj length)(bit adj instruction) (extension adj bits) page	US- PGPUB; USPAT; USOCR; IBM_TD B
187	BRS	L70	6	(fixed adj length adj instruction\$2) (extension adj bits) (page adj table\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
188	BRS	L71	8	(fixed adj length adj instruction\$2) (extension adj bits)	US- PGPUB; USPAT; USOCR; IBM_TD B
189	BRS	L74	57	(extension adj bits) processor (fixed adj length)	US- PGPUB; USPAT; USOCR; IBM_TD B
190	BRS	L 75	32	L73 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
191	BRS	L76	25	L75 RISC	US- PGPUB; USPAT; USOCR; IBM_TD B
192	BRS	L81	9	("4679140" "4876639" "4893235" "5666510" "5680567" "5687344" "5809274").PN. OR ("6314504").URPN.	US- PGPUB; USPAT; USOCR
193	BRS	L82	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
194	BRS	L83	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
195	BRS	L84	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
196	BRS	L87	36	L86 processor	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
197	BRS	L88	2	L87 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B
198	BRS	L89	6	L85 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B
199	BRS	L90	3	partition\$4 near5 (individual adj page\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
200	BRS	L92	44	(fixed adj length)(bit adj instruction) (extension adj bits)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
201	BRS	L93	43	(fixed adj length)(bit adj instruction) (extension adj bits) page	US- PGPUB; USPAT; USOCR; IBM_TD B
202	BRS	L94	6	(fixed adj length adj instruction\$2) (extension adj bits) (page adj table\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
203	BRS	L102	36	L101 processor	US- PGPUB; USPAT; USOCR; IBM_TD B
204	BRS	L104	12	L102 boundary	US- PGPUB; USPAT; USOCR; IBM_TD B
205	BRS	L105	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
206	BRS	L106	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
207	BRS	L107	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
208	BRS	L108	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
209	BRS	L110	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
210	BRS	L111	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
211	BRS	L112	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
212	BRS	L113	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
213	BRS	L120	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
214	BRS	L141	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
215	BRS	L142	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
216	BRS	L143	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
217	BRS	L144	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
218	BRS	L145	12	L87 boundary	US- PGPUB; USPAT; USOCR; IBM_TD B
219	BRS	L146	29	(memory adj pag\$4) near5 partition	US- PGPUB; USPAT; USOCR; IBM_TD B
220	BRS	L147	6	partition\$4 near8 (individual adj page\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
221	BRS	L148	3 9	(memory adj pag\$4) (extend\$2 adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
222	BRS	L149	59	(memory adj pag\$4) (extens\$4 adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
223	BRS	L150	7	L149 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B
224	BRS	L151	4	(32-bit adj instruction) (8-bit adj extension)	US- PGPUB; USPAT; USOCR; IBM_TD B
225	BRS	L152	5	(32-bit adj instruction) (8-bit near3 extens\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L#	Hits	Search Text	DBs
226	BRS	L153	4	(32-bit adj instruction) (8-bit near3 extend\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B
227	BRS	L154	12	(32-bit adj instruction)	US- PGPUB; USPAT; USOCR; IBM_TD B
228	BRS	L155	86	(32-bit adj instruction) (bit near3 extens\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B
229	BRS	L156	101	(bit adj instruction) (extension adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
230	BRS	L157	83	(bit adj instruction) (extension adj bits)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
231	BRS	L158	8	(fixed adj length adj instruction\$2) (extension adj bits)	US- PGPUB; USPAT; USOCR; IBM_TD B
232	BRS	L159	32 ⁻	L95 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B
233	BRS	L160	25	L159 RISC	US- PGPUB; USPAT; USOCR; IBM_TD B
234	BRS	L161	9	("4679140" "4876639" "4893235" "5666510" "5680567" "5687344" "5809274").PN. OR ("6314504").URPN.	US- PGPUB; USPAT; USOCR
235	BRS	L163	57	(extension adj bits) processor (fixed adj length)	US- PGPUB; USPAT; USOCR; IBM_TD B
236	BRS	L164	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
237	BRS	L165	14	((code adj page\$2) near4 divide\$4)	US- · PGPUB; USPAT; USOCR; IBM_TD B
238	BRS	L166	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
239	BRS	L167	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
240	BRS	L170	36	L169 processor	US- PGPUB; USPAT; USOCR; IBM_TD B
241	BRS	L171	12	L170 boundary	US- PGPUB; USPAT; USOCR; IBM_TD B

•	Туре	L #	Hits	Search Text	DBs
242	BRS	L172	2	L170 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B
243	BRS	L173	6	L168 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B
244	BRS	L174	3	partition\$4 near5 (individual adj page\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
245	BRS	L175	6	partition\$4 near8 (individual adj page\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
246	BRS	L176	29 ·	(memory adj pag\$4) near5 partition	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
247	BRS	L177	39	(memory adj pag\$4) (extend\$2 adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
248	BRS	L178	59	(memory adj pag\$4) (extens\$4 adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
249	BRS	L179	7	L178 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B
250	BRS	L180	4	(32-bit adj instruction) (8-bit adj extension)	US- PGPUB; USPAT; USOCR; IBM_TD B
251	BRS	L181	4	(32-bit adj instruction) (8-bit near3 extend\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	*L#	Hits	Search Text	DBs
252	BRS	L182	5	(32-bit adj instruction) (8-bit near3 extens\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B
253	BRS	L183	86	(32-bit adj instruction) (bit near3 extens\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B
254	BRS	L184	12	(32-bit adj instruction) (extension adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
255	BRS	L185	101	(bit adj instruction) (extension adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
256	BRS	L186	83	(bit adj instruction) (extension adj bits)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
257	BRS	L187	44	(fixed adj length) (bit adj	US- PGPUB; USPAT; USOCR; IBM_TD B
258	BRS	L188	43	(fixed adi length)(hit adi	US- PGPUB; USPAT; USOCR; IBM_TD B
259	BRS	L189	6	(fixed adj length adj instruction\$2) (extension adj bits) (page adj table\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
260	BRS	L190	8	(fixed adj length adj instruction\$2) (extension adj bits)	US- PGPUB; USPAT; USOCR; IBM_TD B
261	BRS	L191	57	(extension adj bits) processor (fixed adj length)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
262	BRS	L193	32	L192 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B
263	BRS	L194	25	L193 RISC	US- PGPUB; USPAT; USOCR; IBM_TD B
264	BRS	L195	9	("4679140" "4876639" "4893235" "5666510" "5680567" "5687344" "5809274").PN. OR ("6314504").URPN.	US- PGPUB; USPAT; USOCR
265	BRS	L196	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
266	BRS	L197	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
267	BRS	L198	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
268	BRS	L201	36	L200 processor	US- PGPUB; USPAT; USOCR; IBM_TD B
269	BRS	L202	2	L201 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B
270	BRS	L203	6	L199 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B
271	BRS	L204	3	partition\$4 near5 (individual adj page\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
272	BRS	L205	44	(fixed adj length)(bit adj instruction) (extension adj bits)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
273	BRS	L206	43	(fixed adj length)(bit adj instruction) (extension adj bits) page	US- PGPUB; USPAT; USOCR; IBM_TD B
274	BRS	L207	6	(fixed adj length adj instruction\$2) (extension adj bits) (page adj table\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
275	BRS	L210	36	L209 processor	US- PGPUB; USPAT; USOCR; IBM_TD B
276	BRS	L211	12	L210 boundary	US- PGPUB; USPAT; USOCR; IBM_TD B
277	BRS	L212	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

· ·	Туре	L#	Hits	Search Text	DBs
278	BRS	L213	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
279	BRS	L214	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
280	BRS	L215	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
281	BRS	L216	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
282	BRS	L217	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
283	BRS	L218	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
284	BRS	L219	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
285	BRS	L220	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
286	BRS	L221	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
287	BRS	L222	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
288	BRS	L223	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
289	BRS	L224	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
290	BRS	L225	6		US- PGPUB; USPAT; USOCR; IBM_TD B
291	BRS	L226	12	L201 boundary	US- PGPUB; USPAT; USOCR; IBM_TD B
292	BRS	L227	29	(memory adj pag\$4) near5 partition	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
293	BRS	L228	6	partition\$4 near8 (individual adj page\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
294	BRS	L229	39		US- PGPUB; USPAT; USOCR; IBM_TD B
295	BRS	L230	59	(memory adj pag\$4) (extens\$4 adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
296	BRS	L231	7	L230 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B
297	BRS	L232	4	(32-bit adj instruction) (8-bit adj extension)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
298	BRS	L233	4	(32-bit adj instruction) (8-bit near3 extend\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B
299	BRS	L234	12	(32-bit adj instruction) (extension adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
300	BRS	L235	5	(32-bit adj instruction) (8-bit near3 extens\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B
301	BRS	L236	86	(32-bit adj instruction) (bit near3 extens\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B
302	BRS	L237	101	(bit adj instruction) (extension adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
303	BRS	L238	83	(bit adj instruction) (extension adj bits)	US- PGPUB; USPAT; USOCR; IBM_TD B
304	BRS	L239	8	(fixed adj length adj instruction\$2) (extension adj bits)	US- PGPUB; USPAT; USOCR; IBM_TD B
305	BRS	L241	32	L240 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B
306	BRS	L242	25	L241 RISC	US- PGPUB; USPAT; USOCR; IBM_TD B
307	BRS	L243	9	("4679140" "4876639" "4893235" "5666510" "5680567" "5687344" "5809274").PN. OR ("6314504").URPN.	US- PGPUB; USPAT; USOCR
308	BRS	L244	57	(extension adj bits) processor (fixed adj length)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
309	BRS	L266	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
310	BRS	L301	3		US- PGPUB; USPAT; USOCR; IBM_TD B
311	BRS	L302	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
312	BRS	L305	6	partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
313	BRS	L327	36	L246 processor	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
314	BRS	L328	12	L327 boundary	US- PGPUB; USPAT; USOCR; IBM_TD B
315	BRS	L333	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
316	BRS	L334	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
317	BRS	L335	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
318	BRS	L336	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
319	BRS	L337	25		US- PGPUB; USPAT; USOCR; IBM_TD B
320	BRS	L338	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
321	BRS	L339	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
322	BRS	L20	117	L18 extension	US- PGPUB; USPAT; USOCR; IBM_TD B
323	BRS	L42	117	L32 extension	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
324	BRS	L101	117	L100 extension	US- PGPUB; USPAT; USOCR; IBM_TD B
325	BRS	L162	117	L85 extension	US- PGPUB; USPAT; USOCR; IBM_TD B
326	BRS	L169	117	L168 extension	US- PGPUB; USPAT; USOCR; IBM_TD B
327	BRS	L20 <u>9</u>	117	L208 extension	US- PGPUB; USPAT; USOCR; IBM_TD B
328	BRS	L246	117	L245 extension	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
329	BRS	L247	117	L199 extension	US- PGPUB; USPAT; USOCR; IBM_TD B
330	BRS	L259	127	712/210.ccls or 712/209.ccls. (instruction adj word\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
331	BRS _.	L73	360	(extension adj bits) processor	US- PGPUB; USPAT; USOCR; IBM_TD B
332	BRS	L95	360	(extension adj bits) processor	US- PGPUB; USPAT; USOCR; IBM_TD B
333	BRS	L192	360	(extension adj bits) processor	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
334	BRS	L240	360	(extension adj bits) processor	US- PGPUB; USPAT; USOCR; IBM_TD B
335	BRS	L72	520	(extension adj bits)	US- PGPUB; USPAT; USOCR; IBM_TD B
336	BRS	L96	520	(extension adj bits)	US- PGPUB; USPAT; USOCR; IBM_TD B
337	BRS	L248	520	(extension adj bits)	US- PGPUB; USPAT; USOCR; IBM_TD B
338	BRS	L249	520	(extension adj bits)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
339	BRS	L258	649	rivers.in.	US- PGPUB; USPAT; USOCR; IBM_TD B
340	BRS	L340	1	Word Clm. and code clm. and	US- PGPUB

	Туре	Ref #	Hits	Search Text	DBs
1	BRS	S1	24	(instruction adj unit) (code adj page)	US-PGPUB; USPAT; USOCR; IBM_TDB
2	BRS	S2	13	S1 (page adj table)	US-PGPUB; USPAT; USOCR; IBM_TDB
3	BRS	S3	24	(instruction adj unit) (code adj page)	US-PGPUB; USPAT; USOCR; IBM_TDB
4	BRS	S4	13	S3 (page adj table)	US-PGPUB; USPAT; USOCR; IBM_TDB
5	BRS	S5	2	S4 width	US-PGPUB; USPAT; USOCR; IBM_TDB
6	BRS	S6	13	S4 length	US-PGPUB; USPAT; USOCR; IBM TDB
7	BRS	S7	13	S4 size	US-PGPUB; USPAT; USOCR; IBM TDB
8	BRS	S8	0	S4 n-bits	US-PGPUB; USPAT; USOCR; IBM TDB
9	BRS	S9	1	S4 (n near3 bit\$2)	US-PGPUB; USPAT; USOCR; IBM_TDB
10	BRS	S10	13	S4 variable	US-PGPUB; USPAT; USOCR; IBM_TDB
11	BRS	S11	10	S4 (variable adj size)	US-PGPUB; USPAT; USOCR; IBM_TDB

	Туре	Ref #	Hits	Search Text	DBs
12	BRS	S12	0	S4 ((variable adj size) near	US-PGPUB; USPAT; USOCR; IBM_TDB
13	BRS	S13	0	S4 ((variable adj size) near3 instruction\$2)	US-PGPUB; USPAT; USOCR; IBM_TDB
14	BRS	S14	24	(instruction adj unit) (code adj page)	US-PGPUB; USPAT; USOCR; IBM_TDB
15	BRS	S15	24	(instruction adj unit) (code adj page)	US-PGPUB; USPAT; USOCR; IBM_TDB
16	BRS	S24	13	S18 variable	US-PGPUB; USPAT; USOCR; IBM_TDB
17	BRS	S17	24	(instruction adj unit) (code adj page)	US-PGPUB; USPAT; USOCR; IBM TDB
18	BRS	S20	13	S18 length	US-PGPUB; USPAT; USOCR; IBM_TDB
19	BRS	S21	13	S18 size	US-PGPUB; USPAT; USOCR; IBM_TDB
20	BRS	S22	0	S18 n-bits	US-PGPUB; USPAT; USOCR; IBM_TDB
21	BRS	S26	0	S18 ((variable adj size) near instruction)	US-PGPUB; USPAT; USOCR; IBM_TDB
22	BRS	S27	0	S18 ((variable adj size) near3 instruction\$2)	US-PGPUB; USPAT; USOCR; IBM_TDB

	Туре	Ref #	Hits	Search Text	DBs
23	BRS	S23	1	S18 (n near3 bit\$2)	US-PGPUB; USPAT; USOCR; IBM_TDB
24	BRS	S16	13	S14 (page adj table)	US-PGPUB; USPAT; USOCR; IBM TDB
25	BRS	S18	13	S17 (page adj table)	US-PGPUB; USPAT; USOCR; IBM TDB
26	BRS	S19	2	S18 width	US-PGPUB; USPAT; USOCR; IBM_TDB
27	BRS	S25	10	S18 (variable adj size)	US-PGPUB; USPAT; USOCR; IBM_TDB
28	BRS	S28	9	("5666510").URPN.	USPAT

EIC NPL SEARCH TLM 09/21/2007 Items Description Set COMMAND? ? OR INSTRUCTION? ? OR PROGRAM? 12846120 ? OR CODE? OR CODING? OR FUNCTION? S1(5N) (MERG??? OR FUSE? ? OR FUSING OR UNIFY? OR UNIFIE? ? OR UNITE? OR SYNTHESI? OR COMBIN? OR INTEGRAT? OR INCLU? OR I-NCORPORAT?) 2518375 ENTEN? OR PREDICAT? OR PREFIX? OR PRE()(FIX???) OR SUFFIX? OR MMX OR MODIF? 42784 S2 AND S3 S4(5N)(STORE? ? OR STORING OR SAVE? ? OR ACCUMULAT? OR 839 P??? OR WRIT??? OR UPDAT?) 1372702 BUFFER? OR MEMOR? OR CACHE? OR CACHING?? OR QUEUE? 66406 S6(3N)(SPECIF? OR INDICAT? OR DESIR? OR REQUIR? OR NECESS? OR CERTAIN?) 167321 (WIDTH? OR SIZE? ? OR NUMBER(2N) (BIT OR BITS) (5N) (EQUAL? -OR AT() LEAST OR COMPARABL? OR IDENTICAL? OR EQUIVALEN? OR SAME OR SIMILAR) (WIDTH? OR SIZE? ? OR NUMBER(2N)(BIT OR 33797 BITS))(5N)(MATCH? -OR AGREE? OR ALIKE OR AKIN OR CONGRUEN? OR COMMON? OR INCOMMO-N?) 124486 S1(5N)(WIDTH? OR SIZE? ? OR NUMBER(2N)(BIT OR BITS)) S10 S3(5N)(WIDTH? OR SIZE? ? OR NUMBER(2N)(BIT OR BITS)) S11 16283 S12 0 S5 AND S6:S7 AND S8:S9 AND S10 AND S11 0 S5 AND S6:S7 AND S8:S9 AND S1 AND S3 S13 610678 S1:S2 AND S3 S14 13547 S14(5N)(STORE? ? OR STORING OR SAVE? ? OR ACCUMULAT? OR S15 EP??? OR WRIT??? OR UPDAT?) S16 27 S15 AND S6:S7 AND S8:S9 S17 4 S16 AND S10 AND S11 S18 27 S16 AND S1 AND S3 S19 23 S18 NOT S17 RD (unique items) 11 6 S6 AND S8:S9 AND S10 AND S11 2 S21 NOT S16 2:INSPEC 1898-2007/Sep W3

S20 S21 S22 File (c) 2007 Institution of Electrical Engineers 6:NTIS 1964-2007/Oct W1 File (c) 2007 NTIS, Intl Cpyrght All Rights Res 8:Ei Compendex(R) 1884-2007/Sep W3 File (c) 2007 Elsevier Eng. Info. Inc. File 34:SCISEARCH(R) CITED REF SCI 1990-2007/SEP W4 (c) 2007 THE THOMSON CORP

File 35:Dissertation Abs Online 1861-2007/Jul

S1

S4

S5

S6

S7

(c) 2007 ProQuest Info&Learning

File 56:Computer and Information Systems Abstracts 1966-2007/Sep (c) 2007 CSA.

- File 60:ANTE: Abstracts in New Tech & Engineer 1966-2007/Aug (c) 2007 CSA.
- File 62:SPIN(R) 1975-2007/Sep W1
 - (c) 2007 American Institute of Physics
- File 65:Inside Conferences 1993-2007/Sep 27
 - (c) 2007 BLDSC all rts. reserv.
- File 95:TEME-Technology & Management 1989-2007/Sep W3
 (c) 2007 FIZ TECHNIK
- File 99:Wilson Appl. Sci & Tech Abs 1983-2007/Aug (c) 2007 The HW Wilson Co.
- File 111:TGG Natl.Newspaper Index(SM) 1979-2007/Sep 19
 - (c) 2007 The Gale Group 44:Pascal 1973-2007/Sep W3
- File 144: Pascal 1973-2007/Sep W3 (c) 2007 INIST/CNRS
- File 239:Mathsci 1940-2007/Oct
 - (c) 2007 American Mathematical Society
- File 256:TecInfoSource 82-2007/May
 - (c) 2007 Info.Sources Inc
- File 434:SciSearch(R) Cited Ref Sci 1974-1989/Dec
 - (c) 2006 The Thomson Corp
- File 583:Gale Group Globalbase(TM) 1986-2002/Dec 13
 - (c) 2002 The Gale Group

```
17/7/1
          (Item 1 from file: 2)
DIALOG(R)File
               2: INSPEC
(c) 2007 Institution of Electrical Engineers. All rts. reserv.
          INSPEC Abstract Number: B2000-05-1265D-028, C2000-05-5320G-
017
 Title: A low-voltage 42.4 G-BPS single-ended read- modify - write bus
and
programmable page- size on a 3D frame- buffer
 Author(s): Inoue, K.; Abe, H.; Mori, K.; Fukagawa, S.
 Author Affiliation: Syst.-LSI Div., Mitsubishi Electr. Corp.,
Itami,
Japan
  Journal:
            IEICE Transactions on Electronics
                                                   vol.E83-C, no.2
p.
195-204
  Publisher: Inst. Electron. Inf. & Commun. Eng,
  Publication Date: Feb. 2000 Country of Publication: Japan
  CODEN: IELEEJ ISSN: 0916-8524
  SICI: 0916-8524(200002)E83C:2L.195:V4SE;1-8
 Material Identity Number: P712-2000-002
                      Document Type: Journal Paper (JP)
 Language: English
  Treatment: Practical (P); Experimental (X)
 Abstract: Various kinds of high bandwidth architecture using
embedded
DRAM technology have been presented previously. In most cases, they
wide bus implementation and/or fast bus speed, which both have a die
penalty and a high power consumption penalty at the same time. The
proposed
single-ended read- modify - write
                                       bus doubles the bandwidth,
                         bus size and the same bus speed. The
maintaining the
                  same
data-bus
comprises a 1 kbit read-bus and a 1 kbit write-bus which work
concurrently,
with amplitude from 0 V to 1 V, and hence the measured power
consumption is
only 0.3 W at a frequency of 166 MHz. A programmable page- size
reduces
the page miss-rate and efficiently improves the bandwidth to be
comparable
to the wide bus and high speed approach. All the proposed features
are
implemented on a 3D frame- buffer to achieve 42.4 GBPS bandwidth.
(7
Refs)
  Subfile: B C
  Copyright 2000, IEE
```

17/7/2 (Item 1 from file: 8)
DIALOG(R)File 8:Ei Compendex(R)
(c) 2007 Elsevier Eng. Info. Inc. All rts. reserv.

08548449 E.I. No: EIP00055156927

Title: Low-voltage 42.4 G-BPS single-ended read- modify - write bus and

programmable page- size on a 3D frame- buffer

Author: Inoue, Kazunari; Abe, Hideaki; Mori, Kaori; Fukagawa, Shuji

Corporate Source: Mitsubishi Electric Corp, Itami-shi, Jpn

Source: IEICE Transactions on Electronics v E83-C n 2 2000. p 195-204

Publication Year: 2000

CODEN: IELEEJ ISSN: 0916-8524

Language: English

Document Type: JA; (Journal Article) Treatment: T; (Theoretical)

Journal Announcement: 0006W4

Abstract: Various kinds of high bandwidth architecture using the

DRAM technology have been presented previously. In most cases, they use wide bus implementation and/or fast bus speed, that both have the penalty

of die area and much power consumption at the same time. The proposing single-ended read-modify - write bus increases the bandwidth twice as high, while it maintains the same bus size and the same bus speed.

The data-bus comprises 1 k-bit read-bus and 1 k-bit write-bus that each works concurrently, and has amplitude from 0 V to 1 V, hence the measured

power consumption is only 0.3 W at a frequency of 166 MHz. A programmable

page- size reduces the page miss-rate and efficiently improves the bandwidth that is comparable to the wide bus and fast speed approach. All

the proposing features are implemented on a 3D frame- buffer to achieve

42.4 G-BPS bandwidth. (Author abstract) 7 Refs.

17/7/3 (Item 1 from file: 56)

DIALOG(R)File 56:Computer and Information Systems Abstracts (c) 2007 CSA. All rts. reserv.

Low-voltage 42.4 G-BPS single-ended read- modify - write bus and programmable page- size on a 3D frame- buffer

Inoue, Kazunari; Abe, Hideaki; Mori, Kaori; Fukagawa, Shuji Mitsubishi Electric Corp, Itami-shi, Jpn

IEICE Transactions on Electronics, v E83-C, n 2, p 195-204, 2000 PUBLICATION DATE: 2000

PUBLISHER: Oxford University Press, Walton St., Oxford, OX2 6DP

COUNTRY OF PUBLICATION: UK

PUBLISHER URL: http://www.oup.co.uk

DOCUMENT TYPE: Journal Article

RECORD TYPE: Abstract LANGUAGE: English ISSN: 0916-8524

FILE SEGMENT: Computer & Information. Systems Abstracts

ABSTRACT:

Various kinds of high bandwidth architecture using the embedded DRAM technology have been presented previously. In most cases, they use wide bus

implementation and/or fast bus speed, that both have the penalty of die area and much power consumption at the same time. The proposing single-ended read- modify - write bus increases the bandwidth twice as high, while it maintains the same bus size and the same bus speed.

The data-bus comprises 1 k-bit read-bus and 1 k-bit write-bus that each works concurrently, and has amplitude from 0 V to 1 V, hence the measured

power consumption is only 0.3 W at a frequency of 166 MHz. A programmable

page- size reduces the page miss-rate and efficiently improves the bandwidth that is comparable to the wide bus and fast speed approach. All

the proposing features are implemented on a 3D frame-buffer to achieve

42.4 G-BPS bandwidth.

17/7/4 (Item 1 from file: 144) DIALOG(R) File 144: Pascal

(c) 2007 INIST/CNRS. All rts. reserv.

14610441 PASCAL No.: 00-0279672

Low-voltage 42.4 G-BPS single-ended read- modify - write bus and programmable page- size on a 3D frame- buffer

INOUE K; ABE H; MORI K; FUKAGAWA S

Mitsubishi Electric Corp, Itami-shi, Japan

Journal: IEICE Transactions on Electronics, 2000, v E83-C (2) 195-204

ISSN: 0916-8524 Availability: INIST-26604

No. of Refs.: 7 Refs.

Document Type: P (Serial) ; A (Analytic)

Country of Publication: Japan

Language: English

Various kinds of high bandwidth architecture using the embedded DRAM

technology have been presented previously. In most cases, they use wide bus

implementation and/or fast bus speed, that both have the penalty of die

area and much power consumption at the same time. The proposing

single-ended read- modify - write bus increases the bandwidth twice as

high, while it maintains the same bus size and the same bus speed.

The data-bus comprises 1 k-bit read-bus and 1 k-bit write-bus that each

works concurrently, and has amplitude from 0 V to 1 V, hence the measured

power consumption is only 0.3 W at a frequency of 166 MHz. A programmable

page- **size** reduces the page miss-rate and efficiently improves the

bandwidth that is comparable to the wide bus and fast speed approach. All

the proposing features are implemented on a 3D frame-buffer to achieve

42.4 G-BPS bandwidth.

```
20/7/1
          (Item 1 from file: 2)
             2:INSPEC
DIALOG(R)File
(c) 2007 Institution of Electrical Engineers. All rts. reserv.
09892486
Title: A nonredundant ternary CAM circuit for network search engines
 Author(s): Akhbarizadeh, M.J.; Nourani, M.; Vijayasarathi, D.S.;
Balsara,
 Author Affiliation: Cisco Syst. Inc, San Jose, CA, USA
 Journal: IEEE Transactions on Very Large Scale Integration (VLSI)
   vol.14, no.3
                  p.268-78
 Publisher: IEEE,
 Publication Date: March 2006 Country of Publication: USA
 CODEN: IEVSE9 ISSN: 1063-8210
 SICI: 1063-8210(200603)14:3L.268:NTCN;1-8
 Material Identity Number: P986-2006-004
 DOI: 10.1109/TVLSI.2006.871760
 Language: English
                      Document Type: Journal Paper (JP)
 Treatment: Practical (P); Experimental (X)
 Abstract: An optimized Ternary CAM concept is introduced for the
hardware
search engines in high-speed Internet routers. Our design employs w + 1
bits to store a word of size w, whereas a conventional TCAM needs 2w
bits for the same word size . Based on this concept an 8-bit
cluster is
designed out of 9 SRAM bits, used as the basic building block of
Prefix -CAM (PCAM) structure. Four such clusters merge to store a
     prefix , thus, configuring a PCAM suitable for Internet
forwarding. This PCAM module employs 48% less SRAM cells and a total of
less transistors plus 50% less address decode interconnects compared
conventional TCAM, for equal storage size and equal
functionality .
We show that PCAM can be employed for multifield packet
classification.
Other factors, such as lookup speed and power dissipation, are
not
adversely affected. (31 Refs)
 Subfile: B C
 Copyright 2006, The Institution of Engineering and Technology
```

```
20/7/2
          (Item 2 from file: 2)
DIALOG(R) File
               2:INSPEC
(c) 2007 Institution of Electrical Engineers. All rts. reserv.
          INSPEC Abstract Number: C2005-09-6150C-052
09538538
 Title: Maintaining consistency and bounding capacity of software
code
 caches
 Author(s): Bruening, D.; Amarasinghe, S.
 Author Affiliation: Comput. Sci. & Artificial Intelligence Lab.,
Cambridge, MA, USA
 Conference
              Title:
                       International Symposium on Code Generation
Optimization
               p.74-85
 Publisher: IEEE Comput. Soc, Los Alamitos, CA, USA
 Publication Date: 2005 Country of Publication: USA
                                                       xv+339 pp.
 ISBN: 0 7695 2298 X
                         Material Identity Number: XX-2005-00553
 U.S. Copyright Clearance Center Code: 0-7695-2298-X/05/$20.00
 Conference
              Title: International Symposium on Code Generation
and
Optimization
 Conference Date: 20-23 March 2005
                                      Conference Location: San Jose,
CA,
USA
 Language: English
                      Document Type: Conference Paper (PA)
 Treatment: Practical (P)
 Abstract: Software
                       code
                              caches are becoming ubiquitous, in
dynamic
optimizers, runtime tool platforms, dynamic translators fast simulators
and
emulators, and dynamic compilers. Caching frequently executed
fragments
of code provides significant performance boosts, reducing the
overhead of
translation and emulation and meeting or exceeding native
performance in
dynamic optimizers. One disadvantage of caching, memory expansion,
sometimes be ignored when executing a single application.
However, as
optimizers and translators are applied more and more in production
systems,
              expansion from running multiple applications
the
     memory
simultaneously
         problematic. A second drawback to
                                                           is the
becomes
                                                 caching
added
requirement of maintaining consistency between the code
                                                           cache and
          code . On architectures like IA-32 that do not require
original
explicit
application actions when modifying code, detecting code
changes is
challenging. Again, consistency can be ignored for certain sets
applications, but as caching systems scale up to executing large,
modern,
```

complex programs , consistency becomes critical. This paper presents keeping a software code efficient schemes for cache consistent and for dynamically bounding code size to match the cache working set of the application. These schemes are evaluated in DynamoRIO runtime code manipulation system, and operate on stock hardware in the presence of multiple threads and dynamic behavior, including dynamically-loaded, generated, and even modified code . (37 Refs) Subfile: C Copyright 2005, IEE

```
20/7/3
           (Item 3 from file: 2)
DIALOG(R).File
               2:INSPEC
(c) 2007 Institution of Electrical Engineers. All rts. reserv.
          INSPEC Abstract Number: C9703-4240C-006
 Title: Feasible time-optimal algorithms for Boolean
                                                            functions
exclusive- write parallel random-access machines
 Author(s): Dietzfelbinger, M.; Kutylowski, M.; Reischuk, R.
 Author Affiliation: Fachbereich Inf., Dortmund Univ., Germany
 Journal: SIAM Journal on Computing
                                      vol.25, no.6
                                                       p.1196-230
 Publisher: SIAM,
 Publication Date: Dec. 1996 Country of Publication: USA
 CODEN: SMJCAT ISSN: 0097-5397
 SICI: 0097-5397 (199612) 25:6L.1196:FTOA;1-G
 Material Identity Number: S171-97001
 U.S. Copyright Clearance Center Code: 0097-5397/96/$2.00+0.15
 Language: English
                      Document Type: Journal Paper (JP)
 Treatment: Practical (P)
 Abstract: It was shown some years ago that the computation time for
many
important
           Boolean
                      functions
                                   of
                                        n
                                            arguments on concurrent-
read
exclusive-write parallel random-access machines (CREW PRAMs) of
unlimited
size
       is
            at
                   least
                           phi (n) approximately=0.72 log/sub 2/ n. On
the
other hand, it is known that every Boolean function of n arguments
computed in phi (n)+1 steps on a CREW PRAM with n.2/sup n-1/ processors
and
memory cells. In the case of the OR of n bits, n processors and cells
sufficient. In this paper, it is shown that for many important
functions ,
there are CREW PRAM algorithms that almost meet the lower bound in
that
they take phi (n)+o(log n) steps but use only a small number of
processors
     memory cells (in most cases, n). In addition, the cells only
have to
store binary words of bounded length (in most cases, length 1). We
call
such
       algorithms
                    "feasible".
                                 The
                                       functions
                                                   concerned include
the
following:
           the PARITY
                         function
                                    and,
                                          more generally,
symmetric
             ; a large class of Boolean formulas; some functions
functions
non-Boolean domains {0, ..., k-1} for small k, in particular,
parallel-
prefix sums; addition of n-bit numbers; and sorting n/l binary
numbers of
length 1. Further, it is shown that Boolean circuits with fan-in 2,
d, and size s can be evaluated by CREW PRAMs with fewer then s
processors
```

```
in phi (2/sup d/)+o(d) approximately=0.72d+o(d) steps. For
the
exclusive-read exclusive-write (EREW) PRAM model, a feasible
algorithm is
described that computes PARITY of n bits in 0.86 log/sub 2/ n steps.
(33
    Refs)
    Subfile: C
    Copyright 1997, IEE
```

```
(Item 4 from file: 2)
DIALOG(R)File
              2:INSPEC
(c) 2007 Institution of Electrical Engineers. All rts. reserv.
          INSPEC Abstract Number: C9511-6140D-028
Title: Distributed data access in AC
 Author(s): Carlson, W.W.; Draper, J.M.
 Author Affiliation: IDA Supercomput. Res. Center, Bowie, MD, USA
  Journal: SIGPLAN Notices Conference Title: SIGPLAN Not. (USA)
vol.30,
no.8
       p.39-47
  Publication Date: Aug. 1995 Country of Publication: USA
  CODEN: SINODQ ISSN: 0362-1340
  Conference Title: Fifth ACM SIGPLAN Symposium on Principles and
of Parallel Programming, PPOPP
  Conference Sponsor: ACM
                                    Conference Location: Santa
  Conference Date: 19-21 July 1995
Barbara,
CA, USA
  Language: English
                     Document Type: Conference Paper (PA); Journal
Paper
(JP)
  Treatment: Practical (P)
                                 the C language to support a
  Abstract: We have
                       modified
programming
 model based on a shared address space with physically distributed
memory
. With this model, called AC, users can write programs in which
the
nodes of a massively parallel processor can access remote memory
without
message passing. AC provides support for distributed arrays as
well as
pointers to distributed data. Simple array references and
pointer
dereferencing are sufficient to generate low-overhead remote reads
writes. We have implemented these ideas in a compiler based on the
GNU C
compiler
         and targeted at Cray Research's T3D. Initial
performance
measurements show that AC generates code for remote accesses
which is
considerably faster than that of the native compiler for structures
about 16 words in size and virtually equivalent for larger
transfers.
(17 Refs)
  Subfile: C
  Copyright 1995, IEE
```

20/7/4

```
20/7/5
          (Item 1 from file: 8)
DIALOG(R)File
               8:Ei Compendex(R)
(c) 2007 Elsevier Eng. Info. Inc. All rts. reserv.
10781407
          E.I. No: EIP05519609523
    Title:
               Memory
                          allocation
                                       for
                                             embedded
                                                        systems
                                                                  with
compile-time-unknown scratch-pad size
 Author: Nguyen, Nghi; Dominguez, Angel; Barua, Rajeev
                      Electrical and Computer Engineering
 Corporate
            Source:
Department
University of Maryland, College Park, MD 20742, United States
  Conference Title: CASES 2005: International Conference on
Architecture, and Synthesis for Embedded Systems
  Conference Location: San Francisco, CA, United States
                                                        Conference
Date:
20050924-20050927
  Sponsor: ACM SIGMICRO; IEEE TC-uARCH; ACM SIGBED
 E.I. Conference No.: 66240
  Source: CASES 2005: International Conference on Compilers,
Architecture,
and Synthesis for Embedded Systems CASES 2005: International
Conference on
Compilers, Architecture, and Synthesis for Embedded Systems 2005.
  Publication Year: 2005
  ISBN: 159593149X
 Language: English
 Document Type: CA; (Conference Article) Treatment: T; (Theoretical)
 Journal Announcement: 0512W5
 Abstract: This paper presents the first memory allocation scheme
for
embedded systems having scratch-pad memory whose size is unknown at
compile time. A scratch-pad memory (SPM) is a fast compiler-managed
SRAM
that replaces the hardware-managed cache . Its uses are motivated by
better real-time quarantees as compared to cache and by its
significantly lower overheads in energy consumption, area and access
Existing data allocation schemes for SPM all require that the SPM size
known at compile-time. Unfortunately, the resulting executable is tied
to
that size of SPM and is not portable to processor implementations
different SPM size. Such portability would be valuable in situations
programs for an embedded system are not burned into the system at
the
time of manufacture, but rather are downloaded onto it during
deployment,
either using a network or portable media such as memory sticks. Such
post-deployment code updates are common in distributed networks and
personal hand-held devices. The presence of different SPM sizes
different devices is common because of the evolution in VLSI
```

technology

across years. The result is that SPM cannot be used in such situations with downloaded ${\tt code}$. To overcome this limitation, this work presents a

compiler method whose resulting executable is portable across SPMs of any

size. The executable at run-time places frequently used objects in SPM; it

considers **code**, global variables and stack variables for placement in

SPM. The allocation is decided by modified loader software before the

program is first run and once the SPM size can be discovered. The loader

then $\mbox{modifies}$ the $\mbox{program}$ binary based on the decided allocation. To

keep the overhead low, much of the pre-processing for the allocation is

done at compile-time. Results show that our benchmarks average a 36% speed

increase versus an all-DRAM allocation, while the optimal static allocation scheme, which knows the SPM size at compile-time and is thus an

un-achievable upper-bound, is only slightly faster (41% faster than all-DRAM). Results also show that the overhead from our embedded loader

averages about 1% in both code -size and run-time of our benchmarks. Copyright 2005 ACM. 27 Refs.

```
20/7/6
           (Item 2 from file: 8)
DIALOG(R) File
               8:Ei Compendex(R)
(c) 2007 Elsevier Eng. Info. Inc. All rts. reserv.
          E.I. No: EIP05028777794
 Title: Logic-enhanced memory for 3D graphics tile-based rasterizers
 Author: Crisu, D.; Cotofana, S.D.; Vassiliadis, S.; Liuha, P.
 Conference Title: The 2004 47th Midwest Symposium on Circuits and
Systems
- Conference Proceedings
 Conference
                 Location:
                               Hiroshima,
                                              Japan
                                                      Conference
Date:
20040725-20040728
 Sponsor: IEEE Circuits and Systems Society; Hiroshima University
 E.I. Conference No.: 64127
 Source: Midwest Symposium on Circuits and Systems The 2004 47th
Midwest
Symposium on Circuits and Systems - Conference Proceedings v 2 2004.
(IEEE
cat n 04CH37540)
  Publication Year: 2004
 CODEN: MSCSDL ISSN: 1548-3746
 Language: English
 Document Type: CA; (Conference Article) Treatment: T;
(Theoretical); X;
(Experimental)
 Journal Announcement: 0501W3
 Abstract: An efficient logic-enhanced memory architecture to
accelerate
primitive traversal in 3D graphics tile-based rasterizers is
presented.
The memory contains the same number of bits as the number of
pixels in the tile, and during rasterization time it is filled up in
several clock cycles by a systolic primitive scan-conversion subsystem
with the stencil of the primitive: ones are written for
locations
that represent tile pixels covered by primitive, otherwise zeros are
stored. Once the shape of the primitive has been coded inside the
memory
, the memory internal logic is capable of delivering, on request, up
to
four hit positions (positions inside the primitive) per clock cycle to
pixel processing pipelines, signaling when all the hit positions were
consumed. The logic-enhanced memory architecture presents the
benefits: it handles "ghost" primitives efficiently, hit positions are
communicated in a spatial pattern that increases the hit ratio of
caches in pull texture architectures, and hit positions can always be
mapped to different memory banks in the Z-buffer or color-buffer
breaking the "read- modify - write " dependency associated with depth
and color blending, thus allowing efficient pipelining. Hardware
implementation in a typical 0.18mum process technology for a QVGA 3D
graphics hardware accelerator with a tile size of 32 multiplied by 16
pixels has indicated that the memory can be clocked at 200MHz and
```

consumes an area of 120000mum**2. 9 Refs.

20/7/7 (Item 1 from file: 34)
DIALOG(R)File 34:SCISEARCH(R) CITED REF SCI
(c) 2007 THE THOMSON CORP. All rts. reserv.

08473399 Genuine Article#: 289LN Number of References: 7
Title: A low-voltage 42.4 G-BPS single-ended read- modify - write bus

programmable page-sire on a 3D frame- buffer
Author(s): Inoue K (REPRINT) ; Abe H; Mori K; Fukagawa S
Corporate Source: MITSUBISHI ELECTR CORP, SYST LSI DIV AS
MEMORY/ITAMI/HYOGO

6648641/JAPAN/ (REPRINT)

Journal: IEICE TRANSACTIONS ON ELECTRONICS, 2000, VE83C, N2 (FEB), P195-204

ISSN: 0916-8524 Publication date: 20000200

Publisher: IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG, KIKAI-SHINKO-KAIKAN BLDG MINATO-KU SHIBAKOEN 3 CHOME, TOKYO 105, JAPAN

Language: English Document Type: ARTICLE

Abstract: Various kinds of high bandwidth architecture using the embedded

DRAM technology have been presented previously. In most cases, they use

wide bus implementation and/or fast bus speed, that both have the penalty of die area and much power consumption at the same time. The

proposing single-ended read- modify - write bus increases the bandwidth twice as high, while it maintains the same bus size

the same bus speed. The data-bus comprises 1 k-bit read-bus and 1 k-bit write-bus that each works concurrently, and has amplitude from 0

V to 1 V, hence the measured power consumption is only 0.3 W at a frequency of 166 MHz: A programmable page-size reduces the page miss-rate and efficiently improves the bandwidth that is comparable to

the wide bus and fast speed approach. All the proposing features are

implemented on a 3D frame- buffer to achieve 42.4 G-BPS bandwidth.

20/7/8 (Item 1 from file: 35)
DIALOG(R)File 35:Dissertation Abs Online
(c) 2007 ProQuest Info&Learning. All rts. reserv.

02013329 ORDER NO: AADAA-13128270

Modeling shape effects in nano magnetic materials with Web based micromagnetics

Author: Zhao, Zhidong

Degree: Ph.D. Year: 2004

Corporate Source/Institution: University of New Orleans (0108)

Adviser: Scott L. Whittenburg

Source: VOLUME 65/04-B OF DISSERTATION ABSTRACTS INTERNATIONAL.

PAGE 1923. 169 PAGES

This research work focuses on the geometry and shape effects on submicron magnetic material. A web based micromagnetics **program** is written to model the hysteresis loop of nano magnetic samples with arbitrary geometry shapes and multiple magnetic materials.

Three material samples have been modeled with this **program** along with nano magnets with a variety of geometric shapes.

Shape anisotropy has been introduced to a permalloy ring by adding a

cross-tie structure with various widths. The in-plane hysteresis loop and

reversal behavior have no notable difference in direction parallel to the

cross-tie, but greatly changed in perpendicular and diagonal directions.

The switching field distribution is significantly reduced. The two distinct

"onion" bit states of the modified ring elements are stabilized in the hysteresis in the diagonal direction The changes in the

modified rings make them better candidates for Magnetic Random Access
Memory elements.

Two Pac-Man elements, PM I and PM II, geometrically modified from

disc and half disc respectively, are modeled. The PM I element undergoes a $\,$

magnetic reversal through a two-stage mechanism that involves nucleation in

the left and right middle areas followed by vortex core formation and vortex core motion in the lower middle area. The reversal process of the ${\tt PM}$

II element lacks the vortex core formation and motion stage. The switching

field of the PM I and PM II elements are the same but the switching field $\,$

distribution of the PM II elements is much narrower than that of the PM $\scriptstyle\rm I$

element. Only the PM II element meets MRAM application requirements.

The thickness dependence of the magnetic properties of a coreshell

structure has been studied. The nano particles have a cobalt core and a permalloy shell. The nano spheres are the **same** size but with various

shell thickness. Simulations reveal a multi-stage reversal process without

the formation of a Bloch wall for thin shell structure and smooth reversal

process with the formation and motion of a Bloch wall for thick-shell structure. Gradual transition of the hysteresis loop patterns has been observed.

20/7/9 (Item 2 from file: 35)
DIALOG(R)File 35:Dissertation Abs Online
(c) 2007 ProQuest Info&Learning. All rts. reserv.

01203942 ORDER NO: NOT AVAILABLE FROM UNIVERSITY MICROFILMS INT'L. VECTORIZED INTERPROCESSOR COMMUNICATION AND DATA MOVEMENT IN SHARED-MEMORY

MULTIPROCESSORS (VECTORIZED MEMORY)

Author: PANDA, DHABALESWAR KUMAR

Degree: PH.D. Year: 1991

Corporate Source/Institution: UNIVERSITY OF SOUTHERN CALIFORNIA

(0208)

Chairman: KAI HWANG

Source: VOLUME 52/09-B OF DISSERTATION ABSTRACTS INTERNATIONAL.

PAGE 4838.

Vectorized **memory** access schemes have been used traditionally in multiprocessors to enhance computational efficiency. However, applications

requiring dense communication and data manipulation are unable to take advantage of these memory access schemes. In this thesis, we take a new

approach to vectorized shared- memory access with an objective of implementing processor- memory data movement, memory -to- memory data

manipulation, and processor-processor communication, all in vectorized manner.

This thesis has two major contributions. The first contribution lies

in developing a novel vectorized memory access scheme to blend with interleaved memory organization. During vector data transfer between processor and interleaved memory system, this scheme allows data elements

of a vector to be manipulated on-the-fly under **program** control. **Using** this scheme, we develop a new concept of atomic vector read- **modify** - write

cycle and demonstrate parallel data manipulation with minimal overhead from processors. With two-dimensional interleaved memory organization, we

demonstrate up to 75% savings in computational bandwidth in implementing

matrix shifts and rotations. This scheme demonstrates potential to achieve

concurrent computation and data manipulation.

The second contribution is in developing a new concept of memory -based vectorized interprocessor communication on multiprocessors with interleaved shared memories. We configure this shared-memory as a collection of vector mailboxes. With a suitable allocation of these mailboxes, we demonstrate that processors can exchange messages by vector

memory -write and memory -read accesses. Similar to vectorizing computational steps, this approach allows communication steps of a parallel

program to be vectorized. We present a communication vectorization
scheme. This scheme vectorizes interprocessor communication steps of a
distributed- memory multicomputer programs and implements them on a

shared- memory multiprocessor. Due to vector-oriented communication, such

program conversion leads to a significant reduction in communication complexity. Three multiprocessor configurations are evaluated in their capabilities to support this vectorization. Communication complexities in

these multiprocessors are compared with those of a hypercube system using

circuit-switched message passing. For applications requiring all-to-all type of dense message patterns, communication complexity reduces by a factor of two to four when a hypercube system is compared with a shared-

memory multiprocessor of the same size . (Copies available
exclusively

from Micrographics Department, Doheny Library, USC, Los Angeles, CA 90089-0182.)

(Item 1 from file: 144) DIALOG(R) File 144: Pascal (c) 2007 INIST/CNRS. All rts. reserv. PASCAL No.: 06-0165451 PCAM: A ternary CAM optimized for longest prefix matching tasks ICCD 2004 : IEEE International Conference on Computer Design : VLSI computers & processors : proceedings : 11-13 October, 2004, San Jose, AKHBARIZADEH Mohammad J; NOURANI Mehrdad; VIJAYASARATHI Deepak S; BALSARA Poras T Center for Integrated Circuits & Systems The University of Texas at Dallas, Richardson, TX 75083, United States IEEE computer society, United States; IEEE Circuits and systems society, United States; IEEE. Electron Devices Society, United States IEEE International Conference on Computer Design, 22 (San Jose CA USA) 2004-10-11 2004 6-11 Publisher: IEEE Computer Society, Los Alamitos CA ISBN: 0-7695-2231-9 Availability: INIST-Y 38741; 354000138729580010 No. of Refs.: 15 ref. Document Type: C (Conference Proceedings) ; A (Analytic) Country of Publication: United States Language: English An optimized Ternary CAM concept is introduced for application in the prefix matching tasks of the Internet search engines. It longest employs w + 1 RAM bits for a word of size w. A conventional TCAM needs 2w RAM bits size . Based on this concept an 8 bit Prefix for the word same -CAM cluster is designed out of 9 SRAM bits, four of which merge to 32-bit IPv4 prefix . A complete Prefix -CAM module employs 22% transistors than a conventional TCAM, for equal storage size and equal functionality . We confirm the 22% area saving by implementing the layouts for Prefix -CAM and TCAM words. Our design also interconnect area by reducing address decode lines. Copyright (c) 2006 INIST-CNRS. All rights reserved.

20/7/10

20/7/11 (Item 1 from file: 239) DIALOG(R) File 239: Mathsci (c) 2007 American Mathematical Society. All rts. reserv. 02831945 MR 98j#73001 The mechanics and thermodynamics of continuous media. Silhavy, Miroslav (Mathematical Institute, Czech Academy of Sciences (AVCR), 115 67 Prague, Czech Republic) Corporate Source Codes: CZ-AOS Publ: Springer-Verlag, Berlin, 1997, pp. xiv+504 pp. ISBN: 3-540-58378-5 Series: Texts and Monographs in Physics. Price: \$89.50. Language: English Summary Language: English Document Type: Book Journal Announcement: 9705 Subfile: MR (Mathematical Reviews) Abstract Length: LONG (242 lines) FEATURED REVIEW. \par\noindent Both in depth and in its encyclopedic coverage, this treatise by Silhavy evokes memory of the justly famous Handbuch articles of C. A. Truesdell, III and R. Toupin [in Handbuch Physik, Bd. III/1, 226--793; appendix, pp. 794--858, Springer, Berlin, 1960; MR 22\#8778] and Truesdell and W. Noll [The non-linear field theories of mechanics, Springer, Berlin, 1965; MR 33\#2030]. Indeed it be regarded as an ambitious attempt on the part of the author to write sequel to the Handbuch articles, covering a large portion of the major developments in continuum thermostatics and thermomechanics in the decades since Truesdell and Noll's account of their revival in the papers of Bernard D. Coleman and his coworkers. Commenting on the axioms of continuum physics, Truesdell and Noll, their preface to The non-linear field theories [op. cit.], spoke about principle of irreversibility'', the ``true form'' of which ``is not yet known''. Search for the true form of this principle occupied the center stage in thermomechanics for the first half of the three decades since then. Miroslav Silhavy made his first impact as a researcher in thermomechanics by creating, concurrently with and independently of James. B. Serrin, what is now sometimes called the Serrin-Silhavy approach to thermodynamics. In the work of Coleman and his coworkers in the sixties, the entropy the absolute temperature were taken as given a priori, and the Clausius-Duhem inequality (revived by Truesdell and Toupin [op. cit.]) postulated as the principle of irreversibility or the Second Law in continuum thermomechanics. Perhaps arising partly as attempts to allay criticisms from proponents of other approaches, there soon followed a stream of foundational studies (the efforts of W. A. Day and of Coleman and

Owen being good representatives) examining the general validity of the

Clausius-Duhem inequality and investigating the existence and uniqueness of

entropy, or the lack thereof, for various material bodies.

These efforts set the stage for the work of Serrin and of Silhavy in the

late seventies and early eighties.

Following the pioneers of classical thermodynamics, Serrin and Silhavy

take the concepts of hotness, heat and work as primitives. As was intuitively clear to Carnot and was explicitly pointed out by Gibbs, ``in

thermodynamic problems, heat received at one temperature is by no means the

equivalent of the same amount of heat received at another temperature\$\ldots\,\$. This is a result of the general law, that heat can

only pass from a hotter to a colder body\$\ldots\,\$.'' In other words, we

should consider in thermodynamics not only the quantity but also the quality of heat as characterized by the hotness at which the heat is received or given out. If a body receives a quantity of heat over a range

of temperatures, just knowing the total amount received will not suffice

for us to carry out a full thermodynamic analysis; in addition, the quality

of the heat received must be specified by a detailed breakdown of the total

according to the temperatures of receipt.

It will be a problem for future historians of thermodynamics to explain

why a suitable mathematical expression to capture both the quantitative and

qualitative aspects of heat was not created until Serrin and Silhavy, around 1978, independently proposed their ``accumulation function'' and

``heat distribution measure'', respectively, so that once and for all classical thermodynamics could be set on a firm mathematical foundation. A

general theory of thermodynamics was subsequently developed. I would call

this theory neoclassical thermodynamics, for it is best described as the

classical thermodynamics of Clausius and Kelvin put in the most general setting (plus a careful delineation of the required axioms and logical arguments). In neoclassical thermodynamics, the existence of the mechanical

equivalent of heat and that of an absolute temperature scale follow as general theorems. Furthermore, whenever the existence of a local entropy

function can be demonstrated for a classical continuous body, the Clausius-Duhem inequality will indeed be the ``true form'' of the principle

of irreversibility. For simple cases such as the thermoelastic solid and $\dot{}$

the heat-conducting Navier-Stokes fluid, it has been explicitly shown that

the entropy does exist as a local state function .

The theory of neoclassical thermodynamics is presented in Part II of the

present treatise. It is a masterful account and is more comprehensive than

either the outline by Serrin [in New perspectives in thermodynamics, 3--32.

Springer, Berlin, 1986; see MR 87h:80002 \refcno848766\endrefcno] or the

elementary exposition by D. R. Owen [A first course in the mathematical foundations of thermodynamics, Springer, New York, 1984; MR 85m:80001], although these three presentations each carry distinguishing personal touches of their authors and none of them can be regarded as complete. In

particular, discussion of applications in Silhavy's book is mainly restricted to systems with perfect accessibility.

Occupying less than one-tenth of the page space notwithstanding, this

part puts an unmistakable imprint on the rest of the book. It affects the

overall organization and the selection of topics. First and foremost,

Clausius-Duhem inequality is taken throughout as the principle of irreversibility. Secondly, the constitutive equations treated in this book

are restricted mainly to elastic materials with heat conduction and viscosity. Restricting attention to this special class of materials will

soften any objection to taking the Clausius-Duhem inequality as the Second

Law, for it is only the particular form of this law for the specific bodies

in question that is at issue. For elastic materials with heat conduction

and viscosity, most thermomechanical theories will have their principle of

irreversibility equivalent to the Clausius-Duhem inequality. On the other $% \left(1\right) =\left(1\right) =\left(1\right)$

hand, even within the Serrin-Silhavy approach itself, I am not aware of a

published proof that such bodies in the most general case do obey the accessibility axiom, although hardly anyone would doubt the validity of this assertion for them.

The present treatise is certainly not meant to be a survey of thermomechanical theories. As for other approaches in thermomechanics, apart from a brief mention of Muller's entropy inequality (p. 165), three

short sections (\$\S\S 12.2\$--12.4) in small print are devoted to linear irreversible thermodynamics, the dissipation potential, and relaxation models (extended linear irreversible thermodynamics), respectively, which

are all ``completely compatible with the Clausius-Duhem inequality''.

Silhavy's treatise is divided into five parts. Like the article of Truesdell and Noll, it begins with a chapter on tensor algebra and analysis. This chapter together with Chapter 8 on isotropic functions in

Part III gives a valuable compilation of formulae on tensor functions

many of which were discovered after the publication of Truesdell and Noll's

Handbuch article. In Part I (entitled ``Balance equations''), besides the

standard fare, there are well-written sections on Bravais lattices $(\$\S1.5\$)$, compatibility of deformations at the interface $(\$\S2.3\$)$, rank-1

connections (\$\S2.4\$) and twins (\$\S2.5\$), which will help prepare the reader for later studies of phase transitions in crystals. There are also

appendices on piecewise smooth objects (\$S2.6\$) and on the Gauss-Green theorem (\$S3.9\$); a brief review of sets of finite perimeter and functions of bounded variation is given in the latter.

In Part II, ``Foundations'', there is also a chapter in which Silhavy

gives an exposition of his own work (1989) to derive Cauchy's equations of

motion from the balance of energy and the principle of material frame-indifference. In his approach mass is a derived concept, and the classical splitting of the total energy into the kinetic energy plus the

objective internal energy is a consequence, not a presumption. Interestingly enough, it was also Serrin who, basing his ideas partly on

those of Silhavy, came up with a related approach to these concepts at about the same time.

Part III is devoted to the constitutive equations of elastic materials

with heat conduction and viscosity. Special cases include Navier-Stokes-Fourier fluids, Kelvin-Voigt solids, thermoelastic materials,

and ideal dissipationless materials. The restrictions placed on the response functions by frame-indifference, symmetry, and the Clausius-Duhem inequality are derived.

Part IV, which runs to about two hundred pages long, treats the \cdot theory

of thermodynamic equilibrium. It is a celebration of the point of view championed by J. L. Ericksen since the late sixties, namely that thermodynamics as taught by Gibbs is not only the theory of heat, but also

a theory of equilibrium and stability, with the main tool the extremum principles and the calculus of variations. This part begins with chapters

describing different types of environments, the equilibrium states of a body in a given environment, and the extremum principles. Then various notions of convexity (including quasiconvexity, rank-1 convexity, and polyconvexity) are presented in two chapters entitled `Convexity' and `Constitutive inequalities', respectively. There is a section (\$\S17.4\$)

on Maxwell's relation, in which the continuity of the normal component of

the Eshelby energy-momentum tensor across the static phase interface is established as the generalization of the equality of chemical potentials,

which has been known since the days of Gibbs as a condition of equilibrium

for the special case of fluids. After ``Constitutive inequalities'' follow

a chapter on the thermostatics of fluids, and one on the linearized approach to the equilibrium of solids, which includes classical linear elasticity and the linearized elasticity of stressed bodies. The final chapter of this part is devoted to direct methods in equilibrium theory. It

begins with a section which describes the main mathematical ingredients,

namely weak convergence, Young measures, and the lower semicontinuity of

integral functionals. The analysis of Ball (1977) and some further developments on solutions to extremum problems for rubber-like bodies, which have polyconvex stored energy functions, are presented. The final

section gives an exposition of the work of Chipot and Kinderlehrer (1988)

on Young measure minimizers and the equilibrium configurations of crystals.

Part V, entitled `Dynamics'', has its emphasis placed on moving singular surfaces, which include propagating phase boundaries and shock waves. Here the Clausius-Duhem inequality gives us the entropy admissibility criterion for jumps. This criterion, however, is not strong

enough to secure uniqueness of solutions for the initial-value problem. In

this part, extra conditions for evolving phase boundaries and various admissibility criteria for shocks are reviewed. Besides shock waves, various types of elastic waves (surface waves, acceleration waves, etc.)

are also discussed, and there is a chapter devoted to adiabatic fluid dynamics (shock waves, shock layers). The book ends with a chapter in which

the properties of a linearized system of equations for a viscous solid with

heat conduction are examined.

The treatment given to the topics covered is encyclopedic. It includes

accounts of much that is of secondary or even tertiary importance to the

main theme of the book. Those accounts are often given.in small print but

are supported by a full bibliography.

While this treatise is impressive in its scope of coverage, it does have

major omissions. Particularly notable among these are the gradient theory

of phase transformations and M. E. Gurtin's theory of configurational forces and phase interfaces with structure (i.e., phase boundaries that are

stressed and carry energy and entropy). Both of these topics are compatible

with the general theme of this book; in fact, they are mentioned briefly in

small print, and the main references are listed in the bibliography. On the

other hand, exclusion of these topics from detailed discussion is also

understandable. All the topics treated in the present book fit together nicely within a relatively simple framework: the balance equations and the

form of the Clausius-Duhem inequality are classical; the existence of internal energy and entropy as local state functions is not in doubt for

the special classes of materials in question. In this sense the aforementioned omitted topics are outcasts; besides foundational issues on

the existence and uniqueness of internal energy and entropy as local state

 ${f functions}$, which remain to be clarified as the author should reexamine

these issues from the standpoint of the Serrin-Silhavy approach, these theories will also require significant modification of the structure of

the balance equations.

Most chapters of this treatise carry a bibliographical note, in which

the author comments on the literature and provides information on the history of and other approaches to the subject. I find these bibliographical notes informative and helpful.

This book has an excellent bibliography, comprising twenty-two pages.

The subject index, however, can be improved substantially. Since the whole

treatise is roughly the same size as Truesdell and Noll's book [op. cit.], which has a subject index about three times as long, this shortcoming sometimes renders it difficult to locate quickly items of secondary or tertiary importance.

This treatise is clearly not directed to beginners but to scholars, specialists, and researchers who are already active in continuum thermomechanics, and to advanced students who desire to begin research on

the subject. Its encyclopedic coverage, exhaustive bibliography, and helpful bibliographical notes make it a valuable book of reference. Supplemented by the original papers, this book can also serve as the basic

reference or roadmap for several topic courses or seminars for advanced graduate students. I used it profitably in a seminar in which students learnt about various notions of convexity, Young measures, and the equilibrium theory of crystals and rubber-like bodies.

I strongly recommend this book to research libraries and to all practitioners of continuum thermomechanics.

Reviewer: Man, Chi-Sing (1-KY) Review Type: Featured review

```
22/7/1
           (Item 1 from file: 2)
DIALOG(R) File
               2: INSPEC
(c) 2007 Institution of Electrical Engineers. All rts. reserv.
          INSPEC Abstract Number: C9711-5220P-028
06723667
  Title: Conflict-free access to templates of trees and
hypercubes in
parallel memory systems
 Author(s): Das, S.K.; Pinotti, M.C.
 Author Affiliation: Dept. of Comput. Sci., North Texas Univ., Denton,
TX,
USA
  Conference Title: Computing and Combinatorics. Third Annual
International
Conference COCOON '97 Proceedings
                                    p.1-10
  Editor(s): Jiang, T.; Lee, D.T.
  Publisher: Springer-Verlag, Berlin, Germany
 Publication Date: 1997 Country of Publication: Germany
                                                            xiii+522
                         Material Identity Number: XX97-01897
  ISBN: 3 540 63357 X
  Conference Title: Proceedings of Third Annual International Computing
Combinatorics Conference
  Conference Date: 20-22 Aug. 1997 Conference Location: Shanghai,
China
  Language: English
                      Document Type: Conference Paper (PA)
  Treatment: Practical (P)
 Abstract: We deal with the problem of mapping data structures,
called
hosts, into as few distinct memory modules as possible to guarantee
that
sets of distinct host nodes, called templates, can be accessed in
parallel
                       conflicts. An efficient solution to this
and without
              memory
important
problem leads to a higher
                                        bandwidth and a better
                               memory
overall
performance of a multiprocessor system. Considering a binomial tree as
the
host, we devise for the first time a recursive mapping of its nodes
which
allows conflict-free access to any binomial subtree. Since the
overlappings
among various template instances intricate the problem, thus requiring
more
          modules than the template size, we define what are called
memory
the
          templates
                       (sub-trees)
                                    for which the conflict-freeness
oriented
guaranteed using the number of memory modules equal to the
        . We also investigate the conflict-free access to d-
dimensional
subcubes of n-dimensional hypercubes. In this context, hypercubes
model
sets of items indexed with n-digit (binary or non-binary) in which
```

parallel

accesses will be made to sets of items differing in an arbitrary collection

of d-digit positions. With the help of the coding theory, we propose a

novel approach to solve the subcube access problem. Codes with minimum

distance d>or=2 play a crucial role in our applications. In fact, we prove

that any occurrence of a subcube $Q/sub\ s/$ contained in/implied by $Q/sub\ n/$,

for 0<or=s<or=d-1, can be accessed without conflicts using [2/sup n/M]

memory modules, by associating an n-dimensional hypercube, Q/sub n/, with

a linear code G of length n, size M and minimum distance d. Associating

the hypercube nodes with maximum distance separable (MDS) codes, our

problem is solved optimally both in terms of the number of memory

required and the amount of load per module. These codes can be easily

modified (without node relocation) when the size of the host or
the

number of available memory modules change. (9 Refs)

Subfile: C

Copyright 1997, IEE

```
DIALOG(R) File 144: Pascal
(c) 2007 INIST/CNRS. All rts. reserv.
            PASCAL No.: 97-0507157
  13237785
  Conflict-free access to templates of trees and hypercubes in parallel
memory systems
  COCOON '97: computing and combinatorics: Shanghai, August 20-22,
1997
  DAS S K; PINOTTI M C
  TAO JIANG, ed; LEE DT, ed
  Dept of Computer Sciences, Univ of North texas, Denton, TX 76203,
States; IEI, Consiglio Nazionale delle Ricerche, Via S. Maria 46, 56126
Pisa, Italy
  Annual international computing and combinatorics conference, 3
(Shanghai
CHN) 1997-08-20
  Journal: Lecture notes in computer science, 1997, 1276 1-10
  ISBN: 3-540-63357-X ISSN: 0302-9743 Availability: INIST-16343;
354000061707580010
  No. of Refs.: 9 ref.
  Document Type: P (Serial); C (Conference Proceedings); A (Analytic)
  Country of Publication: Germany; United States
  Language: English
  In this paper, we deal with the problem of mapping data
structures,
called hosts, into as few distinct
                                         memory
                                                  modules as
possible to
guarantee that sets of distinct host nodes, called templates,
accessed in parallel and without memory conflicts. An efficient
solution
to this important problem leads to a higher memory bandwidth and a
overall performance of a multiprocessor system. Considering a binomial
as the host, we devise for the first time a recursive mapping of its
nodes
which allows conflict-free access to any binomial subtree. Since
overlappings among various template instances intricate the problem,
thus
requiring more memory modules than the template size, we define what
called the oriented templates (subtrees) for which the conflict-
freeness is
guaranteed using the number of memory modules equal to the
template
        . We also investigate the conflict-free access to d-
dimensional
subcubes of n-dimensional hypercubes. In this context, hypercubes
model
sets of items indexed with n-digit (binary or non-binary) in which
parallel
accesses will be made to sets of items differing in an arbitrary
```

22/7/2

(Item 1 from file: 144)

collection

of d-digit positions. With the help of the coding theory, we propose a

novel approach to solve the subcube access problem. Codes with minimum

distance d > 2 play a crucial role in our applications. In fact, we prove

that any occurrence of a subcube Q SUB s C Q SUB n , for 0 < s < d - 1, can $\,$

be accessed without conflicts using (2 SUP n / M) memory modules, by

associating an n-dimensional hypercube, Q SUB n , with a linear $\ensuremath{\text{code}}$ C of

length n, size M and minimum distance d. Associating the hypercube nodes

with maximum distance separable (MDS) codes, our problem is solved

optimally both in terms of the number of **memory** modules required and the

amount of load per module. These codes can be easily modified (without

node relocation) when the **size** of the host or the number of available

memory modules change.

Copyright (c) 1997 INIST-CNRS. All rights reserved.

Set Items Description S1 2732464 COMMAND? ? OR INSTRUCTION? ? OR PROGRAM? OR PROGRAMME? ? OR CODE? OR CODING? OR FUNCTION? 302805 S1(5N)(MERG??? OR FUSE? ? OR FUSING OR UNIFY? OR UNIFIE? ? OR UNITE? OR SYNTHESI? OR COMBIN? OR INTEGRAT? OR INCLU? OR I-NCORPORAT?) 503030 ENTEN? OR PREDICAT? OR PREFIX? OR PRE()(FIX???) OR SUFFIX? OR MMX OR MODIF? S4 21991 S2 AND S3 S5 3321 S4(5N)(STORE? ? OR STORING OR SAVE? ? OR ACCUMULAT? OR KEE-P??? OR WRIT??? OR UPDAT?) S6 1405157 BUFFER? OR MEMOR? OR CACHE? OR CACHING?? OR QUEUE? S7 74586 S6(3N)(SPECIF? OR INDICAT? OR DESIR? OR REQUIR? OR NECESS? OR CERTAIN? OR ACCEPT?) 160990 (WIDTH? OR SIZE? ? OR NUMBER(2N)(BIT OR BITS))(5N)(EQUAL? -OR AT() LEAST OR COMPARABL? OR IDENTICAL? OR EQUIVALEN? OR SAME OR SIMILAR) S9 14841 (WIDTH? OR SIZE? ? OR NUMBER(2N)(BIT OR BITS))(5N)(MATCH? -OR AGREE? OR ALIKE OR AKIN OR CONGRUEN? OR COMMON? OR INCOMMO-N?) 29083 S1(5N) (WIDTH? OR SIZE? ? OR NUMBER(2N) (BIT OR BITS)) S10 5723 S3(5N)(WIDTH? OR SIZE? ? OR NUMBER(2N)(BIT OR BITS)) S11 S12 S5 AND S6:S7 AND S8:S9 AND S10 AND S11 File 350:Derwent WPIX 1963-2007/UD=200761 (c) 2007 The Thomson Corporation File 347: JAPIO Dec 1976-2007/Jun (Updated 070926) (c) 2007 JPO & JAPIO

12/69,K/1 (Item 1 from file: 350)

DIALOG(R)File 350:Derwent WPIX

(c) 2007 The Thomson Corporation. All rts. reserv.

0015575040 - Drawing available WPI ACC NO: 2006-139202/200615 XRPX Acc No: N2006-120229

Method for accessing indirect memory in flash memory card involves, using native application program interface to mask memory access, Java

fields as indirect memory elements or Java arrays as indirect memory elements

Patent Assignee: TEXAS INSTR FRANCE (TEXI); TEXAS INSTR INC (TEXI) Inventor: BADL E; CABILLIC G; CHAUVEL G; D'INVERNO D; DINVERNO D; KUUSELA M

; LASSERRE S; LESOT J; MAJOUL S; MEQUIN J; PELTIER M Patent Family (40 patents, 112 countries)

	•		•					•	
Patent					plication				
Number		Kind	Date -		mber	Kind	Date	Update	
EΡ	1622009	A1	20060201	EΡ		A	20040727	200615	В
US	20060023517	A1	20060202	US	2005186062	Α	20050721	200615	Ε
US	20060025986	Αl	20060202	US	2005188310	A	20050725	200615	Ė
US	20060026126	Al	20060202	US	2005189245	А	20050726	200615	Ε
US	20060026183	Al	20060202	US	2005186063	А	20050721	200615	Ε
US	20060026200	A1	20060202	US	2005187199	A	20050722	200615	Ε
US	20060026201	A1	20060202	US	2005188550	A	20050725	200615	Ε
US	20060026312	A1	20060202	US	2005188667	Α	20050725	200615	E
US	20060026322	A1	20060202	US	2005188923	A	20050725	200615	E
US	20060026353	A1	20060202	US	2005188491	Α	20050725	200615	E
US	20060026354	Al	20060202	US	2005188668	А	20050725	200615	E
US	20060026357	A1	20060202	US	2005188411	Α	20050725	200615	E
US	20060026370	A1	20060202	US	2005186271	A	20050721	200615	E
US	20060026390	A1	20060202	US	2005186315	Α	20050721	200615	E
US	20060026391	A1	20060202	US	2005188827	Α	20050725	200615	E
US	20060026392	A1	20060202	US	2005135796	А	20050524	200615	Ε
US	20060026393	A1	20060202	US	2005186239	Α	20050721	200615	E
US	20060026394	A1	20060202	US	2005186330	Α	20050721	200615	Ε
US	20060026395	Al	20060202	US	2005116522	. A	20050428	200615	E
US	20060026396	A1	20060202	US	2005116893	· A	20050428	200615	E
US	20060026397	A1	20060202	US	2005116897	А	20050428	200615	E
US	20060026398	A1	20060202	US	2005116918	А	20050428	200615	E
US	20060026400	Al	20060202	US	2005188311	А	20050725	200615	E
US	20060026401	A1	20060202	US	2005188336	A	20050725	200615	E
US	20060026402	A1	20060202	US	2005188503	A	20050725	200615	E
US	20060026403	A1	20060202	US	2005188592	Α	20050725	200615	E
US	20060026404	A1	20060202	US	2005188502	A	20050725	200615	E
US	20060026405	A1	20060202	US	2005188504	A	20050725	200615	E
US	20060026407	Al	20060202	US	2005188309	Α	20050725	200615	E
US	20060026412	A1	20060202	US	2005186036	A	20050721	200615	Ε
US	20060026563	A1	20060202	US	2005188551	A	20050725	200615	E
US	20060026564	A1	20060202	US	2005188670	A	20050725	200615	Ε
US	20060026565	A1	20060202	US	2005189422	Α	20050726	200615	E
US	20060026566	A1	20060202	US	2005189637	Α	20050726	200615	Ε
US	20060026571	A1	20060202	US	2005189367	А	20050726	200615	E
US	20060026574	A1	20060202	US	2005189211	Α	20050726	200615	E
US	20060026575	A1	200,60202	US	2005189410	Α	20050726	200615	Ε
US	20060026580	A1	20060202	US	2005189411	А	20050726	200615	É

WO 2006127856 A2 20061130 WO 2006US20162 A 20060524 200680

NCE

US 7260682 B2 20070821 US 2005188668 A 20050725 200755

NCE

Priority Applications (no., kind, date): EP 2004291918 A 20040727; US 2005135796 A 20050524; US 2005188668 A 20050725; WO 2006US20162

20060524

Patent Details

Number Kind Lan Pg Dwg Filing Notes

EP 1622009 A1 EN 91 85

Regional Designated States, Original: AL AT BE BG CH CY CZ DE DK EE ES

FR GB GR HR HU IE IT LI LT LU LV MC MK NL PL PT RO SE SI SK TR WO 2006127856 A2 EN

National Designated States, Original: AE AG AL AM AT AU AZ BA BB BG BR RW

BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR

HU ID IL IN IS JP KE KG KM KN KP KR KZ LC LK LR LS LT LU LV LY MA MD MG

MK MN MW MX MZ NA NG NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL

SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

Regional Designated States, Original: AT BE BG BW CH CY CZ DE DK EA EE ES

FI FR GB GH GM GR HU IE IS IT KE LS LT LU LV MC MW MZ NA NL OA PL PT

SD SE SI SK SL SZ TR TZ UG ZM ZW

Alerting Abstract EP A1

NOVELTY - The method involves using native application program interface

(API) to mask the code sequences for memory access, Java fields as indirect memory elements or Java arrays to provide an abstraction of memory for contiguous set of memory elements.

USE - For accessing indirect memory in input/output device, flash memory card, non-addressable memory banks, etc., using Java language.

ADVANTAGE - Increases response time of the application and decreases energy consumption of the platform, while providing a simple technique to

manage very specific in high level way.

DESCRIPTION OF DRAWINGS - The figure illustrates the process for accessing indirect memory .

Title Terms/Index Terms/Additional Words: METHOD; ACCESS; INDIRECT; MEMORY

; FLASH; CARD; NATIVE; APPLY; PROGRAM; INTERFACE; MASK; FIELD; ELEMENT;

ARRAY

Class Codes

International Classification (+ Attributes)
IPC + Level Value Position Status Version

```
G06F-0012/00 A I F
                       B 20060101
 G06F-0013/24 A I F
                       В
                          20060101
 G06F-0013/28 A I F
                       В
                          20060101
 G06F-0017/00 A I F
                       В
                          20060101
 G06F-0017/30 A I
                    F
                       В
                          20060101
 G06F-0007/00
              A I F
                       В
                          20060101
 G06F-0009/00 A I F
                       B 20060101
 G06F-0009/30 A I F
                       B 20060101
 G06F-0009/34 A I F
                       B 20060101
 G06F-0009/40 A I L
                       B 20060101
 G06F-0009/44 A
                 I
                    F
                       B 20060101
                   F
 G06F-0009/45 A I
                       B 20060101
 G06F-0009/455 A I F B 20060101
 G11C-0007/10 A I F
                       B 20060101
 G06F-0013/00 A N L
                       B 20060101
 G06F-0012/00 C I L
                       B 20060101
              CI
 G06F-0013/20
                   F
                       В
                          20060101
 G06F-0017/00 C I L
                       В
                          20060101
 G06F-0017/30 C I L B 20060101
 G06F-0007/00 C I L B 20060101
 G06F-0009/00 C I L B 20060101
 G06F-0009/30 C I L B 20060101
 G06F-0009/34 C I F B
                          20060101
 G06F-0009/40 C I
                   L
                       В
                          20060101
 G06F-0009/44 C I L B 20060101
 G06F-0009/45 C I L B 20060101
 G06F-0009/455 C I L B 20060101
 G11C-0007/10 C I L B 20060101
                       В
 G06F-0012/00 C
                          20060101
                 Ι
 G06F-0013/00 C N
                       B 20060101
US Classification, Issued: 365189050, 703026000, 707002000, 707100000,
 707103R00, 707103Y00, 710023000, 712228000, 710260000, 711118000,
  711170000, 711133000, 711118000, 711170000, 711132000, 711154000,
 712200000, 712209000, 712210000, 712210000, 712221000, 712221000,
  712223000, 712223000, 712224000, 712224000, 712226000, 712221000,
 712226000, 712226000, 712226000, 712227000, 712227000, 712228000,
 712242000, 712242000, 717118000, 717118000, 717118000, 717147000,
 717118000, 717147000, 717133000, 712227000, 717157000, 717140000,
 717146000, 717140000, 717151000, 717151000
File Segment: EPI;
DWPI Class: T01
Manual Codes (EPI/S-X): T01-F03A; T01-H01B3A; T01-H05B2; T01-J20A;
 T01-J20B1
Method for accessing indirect memory in flash memory card involves,
using native application program interface to mask memory access,
Java
fields as indirect memory elements or Java arrays as indirect memory
elements
```

... Memory usable in cache mode or scratch pad mode to reduce the

... Emulating a direct memory access controller...

frequency of memory accesses...

Original Titles:

- ... Cache memory usable as scratch pad storage...
- ...Context save and restore with a stack-based memory structure...
- ...Method and system for accessing indirect memories

. . .

- ... Memory access instruction with optional error check...
- ... Automatic operand load, modify and store

. . .

- ...Removing local RAM size limitations when executing software $\ensuremath{\text{code}}$
- ... Method and system for managing virtual memory

Alerting Abstract \dots The method involves using native application program

interface (API) to mask the code sequences for **memory** access, Java fields

as indirect **memory** elements or Java arrays to provide an abstraction of

memory for contiguous set of memory elements.USE - For accessing
indirect memory in input/output device, flash memory card,
non-addressable memory banks, etc., using Java language...

 $\dots \text{DESCRIPTION}$ OF DRAWINGS - The figure illustrates the process for accessing indirect $\mbox{\sc memory}$.

Title Terms.../Index Terms/Additional Words: MEMORY;

Original Publication Data by Authority

Original Abstracts:

...Methods, computer-readable media, and systems for dynamic address translation between a source memory space and a target memory space are

provided. In some illustrative embodiments, a method is provided for copying data from a source memory space to a target memory space. The

method includes extracting a plurality of source data units, each of size s

bits, from the source memory space and translating the plurality of source data units into a plurality of target data units. A target data unit

is an addressable unit of the target memory space and each target
data

unit is of size t bits. The method further includes...

 \dots into a plurality of contiguous transfer units, each of size b bits, in

the target memory space...An electronic device comprising a first processor adapted to process software instructions from a memory , and a

second processor coupled to the first processor. The second processor is

adapted to interrupt the first processor and to use the first processor as

a direct **memory** access (DMA) controller. The second processor uses the

first processor as a DMA controller by...

...instructions which, when executed, causes the first processor to load a

datum directly from a memory location and to transfer the datum to a different memory location...

...A processor adapted to couple to external memory. The processor comprises a controller and data storage (e.g., cache memory). The data

storage is configurable to operate in either a cache policy mode in which

a miss results in an access of the external **memory** or in a scratch pad

policy mode in which a miss does not result in an access of the external

 $\ensuremath{\mathsf{memory}}$. The data storage comprises a first portion and a second portion,

and only one of...

 \dots A processor adapted to couple to external <code>memory</code> . The processor comprises a controller and data storage. The data storage is usable to store local variables and temporary data and is configurable to operate in

either a cache policy mode in which a miss results in an access of the

external memory or in a scratch pad policy mode in which a miss does not

result in an access of the external $\ensuremath{\,\text{memory}\,}$. The data storage comprises

first and second portions, and wherein only one of said portions...
...A multi-threaded processor adapted to couple to external memory
comprises a controller and data storage operated by the controller. The
data storage comprises a...

...second thread, only one of the first or second portions is cleaned to

the external memory if one of the first or second portions does not contain valid data...

 \dots Systems, methods, and storage media for accessing indirect $\ensuremath{\mathtt{memory}}$ in

Java applications are provided. In some embodiments, a storage medium

provided that comprises Java application software that performs one or more

operations on an indirect memory of a device. The software comprises instructions that create an instance of a Java class representing the indirect memory, and instructions that access a memory element of the

indirect memory using an element unique identifier ("euid") of the
memory element. Other embodiments provide a method for accessing
memory

elements of a device that comprises creating an instance of a Java class

representing the memory elements, and accessing a memory element of the

memory elements using an element unique identifier ("euid") of the
memory element, wherein the memory elements are not mapped into the
data

memory space of the processor...

... A method and system of informing a micro-sequence of operand width

At least some of the illustrative embodiments may be a method comprising

fetching a first opcode, asserting a flag if the first opcode modifies an

operand width of a subsequent opcode, fetching a second opcode, triggering a micro-sequence based on the...

...to values in a second stack external to the core. The system also comprises a memory coupled to the processor. In an iterative process, the

processor pops a data value off of the first stack and begins to store the

data value to the memory while the processor begins to use an existing

data value from the first stack to...the predetermined value, the load instruction causes the processor to cause a data value from memory to be

loaded into a destination register...

 \dots in the data structure, the decode logic obtains the operand from the first storage unit, modifies the operand, and stores the operand to the

second storage unit for use by the group of instructions...

 \dots A processor comprising fetch logic adapted to fetch instructions from

memory and decode logic coupled to the fetch logic and adapted to
decode

the fetched instructions...A processor comprising fetch logic adapted to

fetch a set of instructions from $\ensuremath{\mathsf{memory}}$, the set comprising a subset of

instructions. The processor further comprises decode logic coupled to...

...including an individual instruction and a first group of instructions.

The device further comprises a memory externally coupled to the processor, as well as a second group of instructions. When executed...

...Methods, computer-readable media, and systems for virtual **memory** management in Java(TM) are provided. In some illustrative embodiments, a

computer-readable medium storing a Java program that, when executed by a

processor, performs a method for virtual memory management is provided.

The method includes creating a Java representation of a page table, wherein

. . .

 \ldots storing a Java program that, when executed by a processor, performs ${\tt a}$

method for virtual memory management that includes creating a Java representation of a segment descriptor, changing a field of...Some illustrative embodiments are a processor comprising fetch logic that retrieves an instruction from a memory, the instruction being part of a

program, and decode logic coupled to the fetch logic...

...methods and apparatus that fetch a first opcode, assert a flag if the

first opcode modifies an operand width of a subsequent opcode, fetch a

second opcode, trigger a micro-sequence based on the...
Claims:

...What is claimed is:1. A method for copying data from a source memory space to a target memory space, the method comprising:extracting

a plurality of source data units from the source **memory** space, wherein

each source data unit is of size s bits; translating the plurality of...

...target data units, wherein a target data unit is an addressable unit of

the target memory space and each target data unit is of size t bits; andcopying the plurality of target data units into a plurality of contiguous transfer units in the target memory space, wherein each transfer unit is of size b bits electronic device, comprising:a first processor adapted to process software instructions from a memory; anda

second processor coupled to the first processor, said second processor adapted to interrupt the first processor and to use the first processor as

a direct memory access (DMA) controller; wherein the second processor uses

the first processor as a DMA controller...

 \ldots instructions which, when executed, causes the first processor to load a

datum directly from a memory location and to transfer the datum to a different memory location...

...What is claimed is:1. A processor adapted to couple to external

memory , comprising:a controller;data storage operated by said controller,

said data storage configurable to operate in either a cache policy mode

in which a miss results in an access of the external memory or in a scratch pad policy mode in which a miss does not result in an access of the

 ${\tt external}$ ${\tt memory}$; wherein said data storage comprises a first portion and a

second portion, and wherein only...

...What is claimed is:1. A processor adapted to couple to external

memory , comprising:a controller;data storage operated by said
controller,

said data storage usable to store local variables and temporary data and

said data storage configurable to operate in either a cache policy mode

in which a miss results in an access of the external memory or in a scratch pad policy mode in which a miss does not result in an access of the

 ${\tt external}$ ${\tt memory}$; wherein said data storage comprises a first portion and a

second portion, and wherein only...

...What is claimed is:1. A multi-threaded processor adapted to couple to external memory , comprising:a controller;data storage operated

by said controller, said data storage comprises a first...

...second thread, only one of said first or second portions is cleaned to

the external **memory** if one of said first or second portions does not contain valid data...storage medium comprising Java application software

that performs one or more operations on an indirect **memory** of a device,

said software comprising:instructions that create an instance of a Java class representing the indirect memory; andinstructions that access a memory element of the indirect memory using an element unique identifier

("euid") of the memory element...

...
b>1. A method comprising:fetching a first opcode;asserting a flag

if the first opcode modifies an operand width of a subsequent opcode; fetching a second opcode, and triggering a micro-sequence based on

. . .

 \ldots first stack corresponding to values in a second stack external to said

core; anda memory coupled to the processor; wherein, in an iterative process, the processor pops a data value off of the first stack and begins

to store the data value to said memory while the processor begins to use

an existing data value from the first stack to ...plurality of registers

coupled to the ALU; wherein, based on a control bit in a memory access instruction, said processor executes said instruction by causing contents

of a source register to...

...value, said instruction causes said processor to cause a data value

be moved between memory and a data register, said predetermined value being used to calculate a valid memory address from which to load the data value...

...in the data structure, the decode logic obtains the operand from the first storage unit, modifies the operand, and stores the operand to the

second storage unit for use by said group of instructions...

...1. A processor, comprising:fetch logic adapted to fetch instructions from memory; anddecode logic coupled to said fetch logic and

adapted to decode said fetched instructions; wherein, if a bit... is:1. A processor, comprising:a fetch logic that retrieves a first

instruction from a memory ;a decode logic coupled to the fetch logic; anda

data structure at least partially within the **memory**; wherein the decode

logic decodes the first instruction and triggers execution of a first micro

. . .

 \dots
b>1. A processor, comprising:fetch logic adapted to fetch a set of

instructions from memory , said set comprising a subset of instructions; decode logic coupled to the fetch logic and...

 \ldots comprising:a processor including an individual instruction and a first

group of instructions; and $\ensuremath{\mathtt{memory}}$ externally coupled to the processor

and comprising a second group of instructions; wherein, when executed...

 \ldots storing a Java program that, when executed by a processor, performs a

method for virtual memory management comprising:creating a Java representation of a page table, wherein each entry of the Java representation comp...is claimed is:1. A processor, comprising:fetch

logic that retrieves an instruction from a memory, the instruction being

part of a program; anddecode logic coupled to the fetch logic ...

12/69,K/2 (Item 2 from file: 350)

DIALOG(R) File 350: Derwent WPIX

(c) 2007 The Thomson Corporation. All rts. reserv.

0014662331 - Drawing available

WPI ACC NO: 2005-009912/200501

Related WPI Acc No: 2007-480868

XRPX Acc No: N2005-007778

Non-volatile memory device e.g. programmable ROM, for computer system,

has control unit to modify information indicating size of boot code

section upon receiving preset sequence of bus cycles to vary boot $\,$ code section $\,$ size

Patent Assignee: ADVANCED MICRO DEVICES INC (ADMI)

Inventor: WISOR M T

Patent Family (1 patents, 1 countries)

Patent Application

 Number
 Kind
 Date
 Number
 Kind
 Date
 Update

 US 6823435
 B1 20041123
 US 1997974971
 A 19971120
 200501
 B

Priority Applications (no., kind, date): US 1997974971 A 19971120

Patent Details

Number Kind Lan Pg Dwg Filing Notes

US 6823435 B1 EN 8 4

Alerting Abstract US B1

NOVELTY - The device has a **memory** array (28) with a boot code section

(36) that stores boot code. A storage unit stores information indicating

size of the boot code section. A control unit (30) controls the storage

and retrieval of data within and from the array, respectively. The unit (30) modifies the information indicating the size of the code section

upon receiving a preset sequence of bus cycles to vary the **code** section

size .

DESCRIPTION - An INDEPENDENT CLAIM is also included for a computer system

with a non-volatile memory unit.

USE - Used for a computer system (claimed).

ADVANTAGE - The control unit modifies the information indicating the

size of the boot code section upon receiving a preset sequence of bus

cycles to vary the boot code section, thus enabling the usage of unused portion of the boot section to be utilized by system software for data storage and retrieval.

DESCRIPTION OF DRAWINGS - The drawing shows a block diagram of a flash

memory unit.

- 20 Memory bus
- 28 Memory array
- 30 Control unit
- 32 Logic unit

36 Boot code section

Title Terms/Index Terms/Additional Words: NON; VOLATILE; MEMORY;
DEVICE;

PROGRAM; ROM; COMPUTER; SYSTEM; CONTROL; UNIT; MODIFIED; INFORMATION; INDICATE; SIZE; BOOT; CODE; SECTION; RECEIVE; PRESET; SEQUENCE; BUS; CYCLE; VARY

Class Codes

International Classification (+ Attributes)

IPC + Level Value Position Status Version

G06F-0012/00 A I R 20060101

G06F-0012/00 C I R 20060101

US Classification, Issued: 711103000, 712037000, 713002000, 711170000

File Segment: EPI;

DWPI Class: T01

Manual Codes (EPI/S-X): T01-F01B; T01-F05B2

Non-volatile memory device e.g. programmable ROM, for computer system,

has control unit to modify information indicating size of boot code

section upon receiving preset sequence of bus cycles to vary boot code section size

Original Titles:

Non-volatile memory system having a programmably selectable boot code

section size

Alerting Abstract ... NOVELTY - The device has a memory array (28) with

a boot code section (36) that stores boot code. A storage unit stores information indicating size of the boot code section. A control unit

(30) controls the storage and retrieval of data within and from the array,

respectively. The unit (30) modifies the information indicating the size

of the **code** section upon receiving a preset sequence of bus cycles to

vary the **code** section **size** . DESCRIPTION - An INDEPENDENT CLAIM is also

included for a computer system with a non-volatile memory unit...

 \dots ADVANTAGE - The control unit modifies the information indicating

 $\ensuremath{\mathbf{size}}$ of the boot $\ensuremath{\mathbf{code}}$ section upon receiving a preset sequence of bus

cycles to vary the boot code section...

...DESCRIPTION OF DRAWINGS - The drawing shows a block diagram of a flash memory unit...

...20 Memory bus...

...28 Memory array...

Title Terms.../Index Terms/Additional Words: MEMORY;

Original Publication Data by Authority

Original Abstracts:

A non-volatile memory system is presented having a boot code section,

wherein the size of the boot code section may be programmably selected.

One embodiment of the non-volatile memory system includes a memory array, a logic unit, a control unit, and a program store. The memory

array includes multiple non-volatile memory cells (e.g., flash ϵ

cells). The memory array is divided into memory blocks of equal size

. A number of the memory blocks are allocated for boot code storage, forming a boot code section of the memory array. The control unit controls storage of data within and retrieval of data from the memory array. The control unit includes a configuration register having a boot code section size field. The contents of the boot code section size

field determine the number of **memory** blocks making up the boot code section. The logic unit is coupled between the control unit and the **memory**

array, and receives address, data, and control signals from an external

source. The logic unit provides the address, data, and control signals to

the control unit and to the <code>memory</code> array. The program store stores instructions and data which determine the functionality of the control unit. Commands and configuration data are conveyed to the non-volatile <code>memory</code> system using predetermined sequences of bus write cycles. One embodiment of a computer system includes a central processing unit (CPU),

and expansion bus, a memory bus, chip set logic, and the non-volatile memory system.

Claims:

What is claimed is: 1. The non-volatile memory device comprising:

memory array comprising a plurality of memory blocks, wherein a boot code section of the memory array is configured to store boot code; a storage unit, wherein a portion of the storage unit is configured to store

information indicating a size of the boot code section; and a control

unit configured to control storage of data within and retrieval of data from the memory array, wherein the control unit is further configured to

vary the size of the boot code section by $\operatorname{modifying}$ the information

indicating the size of the boot code section, wherein the control unit

is further configured to modify the information in response to...

12/69,K/3 (Item 3 from file: 350)

DIALOG(R) File 350: Derwent WPIX

(c) 2007 The Thomson Corporation. All rts. reserv.

0012340921 - Drawing available WPI ACC NO: 2002-283110/200233

XRPX Acc No: N2002-221177

Calibration method for correcting synchronization errors in impulse widths

in a device for testing an integrated circuit ensures that impulse widths

do not adversely affect test measurements leading to false rejects Patent Assignee: SCHLUMBERGER TECHNOLOGIES INC (SLMB)

Inventor: HELLAND J C

Patent Family (6 patents, 6 countries)

Pat	tent			Application				
Number		Kind	Date	Number	Kind	Date	Update	
FR	2808333	A1	20011102	FR 20013388	A	20010313	200233	В
DE	10112311	A1	20020117	DE 10112311	А	20010314	200233	E
JΡ	2001305197	Α.	20011031	JP 200167243	Α	20010309	200233	E
KR	2001092312	Α	20011024	KR 200113100	Α	20010314	200233	Ε
US	6496953	B1	20021217	US 2000526407	Α	20000315	200307	Ε
TW	508446	А	20021101	TW 2001105048	A	20010409	200352	E

Priority Applications (no., kind, date): US 2000526407 A 20000315

Patent Details

Number	Kind	·Lan	Pg	Dwg	Filing	Notes
FR 2808333	A1	FR	33	6		
JP 20013051	97 A	JA	19			
TW 508446	A	z_H				

Alerting Abstract FR Al

NOVELTY - Method has the following steps: recording in <code>memory</code>, associated with a selected terminal of the device under test, of synchronization event data relating to the DUT, supply of function data (72) relating to the test, determining if the data cause a transition state

in the DUT, with the state causing an impulse, adjustment of the synchronization event data so that the synchronization events are matched

to the impulse $% \left(1\right) =\left(1\right)$ width $% \left(1\right) =\left(1\right)$ and generation of a test signal to apply to the DUT

including the synchronization event adjusted for impulse width.

DESCRIPTION - The invention also relates to a calibration device for sending signals to a DUT for correcting synchronization errors in impulse widths.

USE - Device for ensuring that impulse widths sent from automatic test

equipment to an integrated circuit (DUT) are correct and do not cause an

erroneous error signal.

ADVANTAGE - In high performance automatic test devices for testing integrated circuits output signals can be adversely affected if impulse

widths of test signals applied to the DUT are not correct. The invention

provides a method for ensuring that impulse widths of signals used during

device testing are correct.

DESCRIPTION OF DRAWINGS - (Drawing includes non-English language text).

Figure shows a block diagram of the invention.

118DUT

70register assembly

72function data source

74decoder

102event sequence register.

Title Terms/Index Terms/Additional Words: CALIBRATE; METHOD; CORRECT; SYNCHRONISATION; ERROR; IMPULSE; WIDTH; DEVICE; TEST; INTEGRATE; CIRCUIT;

ENSURE; ADVERSE; AFFECT; MEASURE; LEADING; FALSE; REJECT

Class Codes

International Classification (Main): G01R-031/3183, G06F-011/00
 (Additional/Secondary): G01R-031/28, G01R-035/00, G11C-029/00
US Classification, Issued: 714744000, 714731000

File Segment: EPI;

DWPI Class: S01; U11; U22

Manual Codes (EPI/S-X): S01-G01A1; S01-G01A5; U11-F01C3; U22-H

...NOVELTY - Method has the following steps: recording in $\tt memory$, associated with a selected terminal of the device under test, of synchronization event data relating...

 \dots causing an impulse, adjustment of the synchronization event data so that

the synchronization events are matched to the impulse width and generation of a test signal to apply to the DUT including the synchronization event...

Original Publication Data by Authority

Original Abstracts:

...error during testing of an integrated circuit are described. The method

includes storing in a \mbox{memory} , associated with a selected terminal of an

integrated circuit, event timing data pertaining to testing of the integrated circuit. Functional data is provided, pertaining to...

...then applied to the selected terminal of the integrated circuit, the test signal including pulse width adjusted event timing.A test program

first loads scrambler and sequencer memories with a code representing

event timing data and event type data for a number of events that are to

occur during a test vector, as specified by the user. According to one

embodiment, to implement single value pulse width calibration, additional

coding is provided that reflects variations on event timing values compensating for pulse width timing error. Circuitry external to the

local event sequencer of the tester analyzes the **stream** of functional

data describing event polarity during every test cycle, and determines if a

given bit of...

...pulse. The results of this analysis become part of the data stored in

the scrambler memory . These data act as a pointer to select the address

in the sequencer memory that contains the correct pulse width , adjusted

event timing data. According to another embodiment which implements general pulse width calibration, the event sequencer is modified to

include pulse width calculation circuitry, which stores event time and

event type data for the most recent events and calculates the pulse width of the present event by subtracting the nominal time value... Claims:

...timing errors for testing an integrated circuit, comprising the acts of:(a) storing in a memory, associated with a selected terminal of said

integrated circuit, event timing data pertaining to testing of said
integrated circuit;(b) providing functional data pertaining to
said

testing; (c) determining if said functional data causes a state transition

in said integrated...

...state transition creating a pulse; (d) adjusting said event timing data.

thereby to produce pulse width adjusted event timing; and(e) generating

a test signal to be applied to said selected terminal, said test...

12/69,K/4 (Item 4 from file: 350)

DIALOG(R) File 350: Derwent WPIX

(c) 2007 The Thomson Corporation. All rts. reserv.

0009524387 - Drawing available

WPI ACC NO: 1999-468482/199939

XRPX Acc No: N1999-349804

Automatic window resizing method in graphical user interface

Patent Assignee: INT BUSINESS MACHINES CORP (IBMC)

Inventor: AMRO H Y

Patent Family (1 patents, 1 countries)

Patent Application

 Number
 Kind
 Date
 Number
 Kind
 Date
 Update

 US 5940077
 A 19990817
 US 1996626197
 A 19960329
 199939
 B

Priority Applications (no., kind, date): US 1996626197 A 19960329

Patent Details

Number Kind Lan Pg Dwg Filing Notes

US 5940077 A EN 7 3

Alerting Abstract US A

NOVELTY - When the third resultant obtained is 30-70 % of window height,

it is assigned as zoomed out size with respect to height. If the third resultant is 30-70 % of window height, the window height is reduced by 70 %

and 30 % respectively. The same procedure is repeated for the width of

window. If the window is in the zoomed out size, it is enlarged to default

size, automatically.

DESCRIPTION - Based on the input command from the user, a display on a

portion of window is controlled, to determine whether the window is in a

zoomed outsize. When the window is not in the zoomed out size, height and

width of window and computer display, are determined. Then the window height is squared and the squared value is divided by the height of computer display, to obtain a first resultant. Then division of 1' by total

number of displayed windows, is carried out and then 1' is added to the division result, to obtain second resultant. The first and second resultants are then multiplied, to obtain third resultant. INDEPENDENT CLAIMs are also included for the following:

1.recording medium storing computer readable program for automatic

window size modification;

2.automatic window resizing system for automatically resizing
window

displayed in default state.

USE - For automatic window resizing in graphical user interface of operating systems such as windows (TM), OS/2 (TM) and AIX (TM)

operating
system.

ADVANTAGE - The contents displayed in a zoomed out window are proportionally reduced according to the amount of size reduction of the window, therefore only the entire window is reduced in size and the contents are retained in the original size. The GUI displays the new window

based on the default size and passes focus to it as in the case of newly

opened window.

DESCRIPTION OF DRAWINGS - The figure depicts the GUI display window for

displaying default window along with focus and zoomed out windows.

Title Terms/Index Terms/Additional Words: AUTOMATIC; WINDOW; METHOD; GRAPHICAL; USER; INTERFACE

Class Codes

International Classification (Main): G06F-015/00 US Classification, Issued: 345342000, 345340000

File Segment: EPI;
DWPI Class: T01

Manual Codes (EPI/S-X): T01-J

Original Titles:

Method, memory and apparatus for automatically resizing a window while continuing to display information therein.

·Alerting Abstract ...70 % of window height, the window height is reduced

by 70 % and 30 % respectively. The same procedure is repeated for the width of window. If the window is in the zoomed out size, it is enlarged

to...

...recording medium storing computer readable program for automatic window size modification; automatic window resizing system for automatically resizing window displayed in default state...

12/69,K/5 (Item 5 from file: 350)

DIALOG(R)File 350:Derwent WPIX

(c) 2007 The Thomson Corporation. All rts. reserv.

0009058714 - Drawing available WPI ACC NO: 1998-112433/199811

XRPX Acc No: N1998-090094

Smart card with integrated circuit with processor and memory - has tickets with fields for storing entitlement data for ticket, validity data,

and data for checking ticket validity, and stores data using code with

fixed number of bits per bit group

Patent Assignee: KONINK KPN NV (NEPO); KONINK PTT NEDERLAND NV (NEPO)

Inventor: DRUPSTEEN M M P; MULLER F

Patent Family (11 patents, 32 countries)

Patent			Application				
Number	Kind	Date	Number	Kind	Date	Update	
EP 823694	A1	19980211	EP 1996202240	А	19960809	199811	В
WO 1998007120	A1	19980219	WO 1997EP4333	Α	19970807	199814	Ε
AU 199741180	A	19980306	AU 199741180	Α	19970807	199830	Ε
EP 920681	A1	19990609	EP 1997938893	A	19970807	199927	E
			WO 1997EP4333	Α	19970807		
AU 718123	В	20000406	AU 199741180	Α	19970807	200027	Ε
US 6119945	Α	20000919	US 1997908716	Α	19970808	200048	E
NZ 334055	A	20010223	NZ 334055	Α	19970807	200115	Ε
			WO 1997EP4333	Α	19970807		
EP 920681	Bl	20020220	EP 1997938893	Α	19970807	200214	E
			WO 1997EP4333	A	19970807		
DE 69710588	E	20020328	DE 69710588	Α	19970807	200229	E
			EP 1997938893	A	19970807		
			WO 1997EP4333	А	19970807		
ES 2172809	Т3	20021001	EP 1997938893	Α	19970807	200275	E
CA 2262760	С	20021105	CA 2262760	A	19970807	200281	Ε
		•	WO 1997EP4333	A	19970807		

Priority Applications (no., kind, date): EP 1996202240 A 19960809

Patent Details

Number Kind Lan Pg Dwg Filing Notes

EP 823694 A1 EN 13 8

Regional Designated States, Original: AT BE CH DE DK ES FI FR GB GR ${\tt IE}$ \cdot IT

LI LU MC NL PT SE

WO 1998007120 A1 EN 23 8

National Designated States, Original: AU CA CN CZ EE HU IL JP LT LV NO NZ

PL SG SI

Regional Designated States, Original: AT BE CH DE DK EA ES FI FR GB GR IE

IT LU MC NL PT SE

AU 199741180 A EN Based on OPI patent WO 1998007120 EP 920681 Al EN PCT Application WO 1997EP4333

Based on OPI patent WO 1998007120

Regional Designated States, Original: AT BE CH DE DK ES FI FR GB GR IE

LI LU NL PT SE

AU 718123 9741180	В	EN	Previously issued patent AU
			Based on OPI patent WO 1998007120
NZ 334055	Α	EN ·	PCT Application WO 1997EP4333
			Based on OPI patent WO 1998007120
EP 920681	B1	EN	PCT Application WO 1997EP4333
			Based on OPI patent WO 1998007120
Regional Designa	ted	States,Original	: AT BE CH DE DK ES FI FR GB GR IE
IT			
LI LU NL PT S	E		
DE 69710588	E	DE	Application EP 1997938893
			PCT Application WO 1997EP4333
			Based on OPI patent EP 920681
			Based on OPI patent WO 1998007120
ES 2172809	Т3	ES	Application EP 1997938893
			Based on OPI patent EP 920681
CA 2262760	С	EN	PCT Application WO 1997EP4333
			Based on OPI patent WO 1998007120

Alerting Abstract EP A1

The smart card comprises an integrated circuit with a processor having a

memory . The memory is structured to comprises tickets (20). A ticket comprises an entitlement field (21) for storing data relating to the entitlement of the ticket.

A ticket further comprises a validation field (22) for storing data relating to the validity of the ticket, and a verification field (23) for

storing data relating to a check of the validity of the ticket. Data is stored using a code containing a fixed number of set bits per group

of bits. The code words have eight bits, and the set bits in each code

word equal four.

USE - For tickets stored in smart cards and for using stored tickets. E.g. for electronic purse. Also for loyalty card or points card used by shops. Also for personal data such as medical record.

ADVANTAGE - Allows use of open tickets that is tickets which have non-predetermined validity date or time. Tickets can be securely stored.

Title Terms/Index Terms/Additional Words: SMART; CARD; INTEGRATE; CIRCUIT;

PROCESSOR; MEMORY ; TICKET; FIELD; STORAGE; DATA; VALID; CHECK; CODE;

FIX; NUMBER; BIT; PER; GROUP

Class Codes

International Classification (Main): G06K-019/06, G06K-019/07, G07F007/08

(Additional/Secondary): G06K-019/073, G07B-015/00

US Classification, Issued: 235492000, 235380000, 235383000

File Segment: EPI;
DWPI Class: T01; T05

Manual Codes (EPI/S-X): T01-H01C1; T01-J05A; T05-C03; T05-H02C5C

Smart card with integrated circuit with processor and memory - ...

...data for ticket, validity data, and data for checking ticket validity,

and stores data using code with fixed number of bits per bit group

Alerting Abstract ... The smart card comprises an integrated circuit with

a processor having a memory . The memory is structured to comprises tickets (20). A ticket comprises an entitlement field (21) for storing...

...relating to a check of the validity of the ticket. Data is stored using

a code containing a fixed number of set bits per group of bits.
The

code words have eight bits, and the set bits in each code word equal
four

Title Terms.../Index Terms/Additional Words: MEMORY;

Original Publication Data by Authority

Original Abstracts:

 \dots a different, second storage command (WRITE) when validating the ticket.

Preferably, in the tickets a code is used having a fixed number of set

bits , thus preventing the fraudulent modification of an issued
ticket .

. . .

. . .

...and using a different, second storage command (WRITE) when validating

the ticket. Thus the fraudulent modification of an issued ticket is prevented...

 \dots a different, second storage command (WRITE) when validating the ticket

(20) at the validation terminal (82). Thus, the fraudulent modification

of an issued ticket (20) is prevented...

...and using a different, second storage command (WRITE) when validating

the ticket. Thus the fraudulent modification of an issued ticket is prevented. >

Claims:

- 1. Smart card (1) comprising an integrated circuit (10) having a processor
- (11) and a memory (12), the memory being structured so as to comprise tickets (20), a ticket comprising an entitlement field (21) for storing...

...A smart card (1) comprising an integrated circuit (10) having a processor (11) and a memory (12), the memory being organized so as to comprise tickets (20), a ticket comprising at least one field (21;

comprise tickets (20), a ticket comprising at least one field (21), 22;

23) for storing data relating to the ticket, characterized by...

...12) for storing data in the at least one field in the form of a code containing a fixed number of set bits per group of bits .

...operational exclusively in response to an identification of a first type of terminal, and memory, including, a ticket stored in the memory having at least one field for storing data relating to the ticket; wherein the smart card is configured for storing data using a code containing a fixed number of set bits per group of bits.

12/69,K/6 (Item 6 from file: 350)

DIALOG(R) File 350: Derwent WPIX

(c) 2007 The Thomson Corporation. All rts. reserv.

0007249957 - Drawing available WPI ACC NO: 1995-303798/199540

XRPX Acc No: N1995-230816

Digital signal coding method for image sequence of blocks or

macroblocks -

calculating image complexity and modifying quantisation step as function

of complexity with number of bits per group estimated according to complexity, number of images, bit rate and image frequency

Patent Assignee: LAB ELECTRONIQUE PHILIPS (PHIG); PHILIPS ELECTRONICS NV

(PHIG); PHILIPS GLOEILAMPENFAB NV (PHIG); US PHILIPS CORP (PHIG); KONINK PHILIPS ELECTRONICS NV (PHIG)

Inventor: TRANCHARD L

Patent Family (5 patents, 7 countries)

Patent				Application	ation .				
Number		Kind	Date	Number	Kind	Date	Update		
	EP 670663	A1	19950906	EP 1995200384	A	19950217	199540	В	
	FR 2717029	A1	19950908	FR 19942382	A	19940302	199541	E	
	JP 7284109	Α	19951027	JP 199540348	A	19950228	199601	E	
	US 5680483	Α	19971021	US 1995392632	Α	19950222	199748	E	
	JP 3818679	В2	20060906	JP 199540348	Α	19950228	200659	E	

Priority Applications (no., kind, date): FR 19942382 A 19940302; FR 19946380 A 19940526

Patent Details

Number	Kind	Lan	Pg	Dwg	Filing Notes	
EP 670663	A1	FR	30	11		
Regional Design	nated	States	,Ori	ginal	: DE FR GB IT SE	
JP 7284109	A	JA	19	1		
US 5680483	A	EN	20	11		
JP 3818679	B2	JA	28		Previously issued patent J	Ρ
07284109						

Alerting Abstract EP A1

The method involves defining the complexity of the image as the number of

bits per image proportional to the number of bits issued during the coding step. The regulation stage includes evaluating the number of bits

in each group, which is proportional to the complexity, the number of images, the bit rate at the coding output and the image frequency.

For each new image, the number of bits per image is estimated. The estimated value is then corrected (400), using limiting maximum and minimum

values determined by the state of a buffer memory (10). For each macroblock, a coefficient of modification for a quantisation step is then

calculated (110).

 ${\tt USE/ADVANTAGE\ -\ E.g.\ digital\ compression\ of\ video\ signal\ compatible\ with}$

MPEG-2 standard. Bit rate switching without broadcast interruption or interference allows increased flexibility.

Title Terms/Index Terms/Additional Words: DIGITAL; SIGNAL; CODE; METHOD;

IMAGE; SEQUENCE; BLOCK; CALCULATE; COMPLEX; MODIFIED; QUANTUM; STEP; FUNCTION; NUMBER; BIT; PER; GROUP; ESTIMATE; ACCORD; RATE; FREQUENCY

Class Codes

International Classification (Main): H04N-007/32
 (Additional/Secondary): H04N-011/04, H04N-005/92
International Classification (+ Attributes)

IPC + Level Value Position Status Version

G06T-0009/00 A I R 20060101 H04N-0007/24 A I R 20060101 H04N-0007/32 A I R 20060101 H04N-0007/50 A I R 20060101 H04N-0007/60 A I R 20060101 H04N-0011/04 A I L B 20060101 H04N-0005/92 A I L B 20060101 H04N-0007/32 A I F B 20060101 G06T-0009/00 C I R 20060101 H04N-0007/24 C I R 20060101 H04N-0007/32 C I R 20060101 H04N-0007/50 C I R 20060101 H04N-0007/52 C I R 20060101

US Classification, Issued: 348405000, 348419000, 382236000, 382251000, 382239000

File Segment: EPI;
DWPI Class: W02; W04

Manual Codes (EPI/S-X): W02-F07B; W02-F07C; W04-P01A3; W04-P01A5

...calculating image complexity and modifying quantisation step as function of complexity with number of bits per group estimated according to complexity, number of images, bit rate and image frequency

Alerting Abstract \ldots the complexity of the image as the number of bits

per image proportional to the number of bits issued during the coding

step. The regulation stage includes evaluating the number of bits in each group, which is...

...then corrected (400), using limiting maximum and minimum values determined by the state of a buffer memory (10). For each macroblock, a coefficient of modification for a quantisation step is then

calculated...

Original Publication Data by Authority

Original Abstracts:

...the blocks or macroblocks, and a bitrate control sub-assembly. The sub-assembly includes a buffer memory and a device for

modifying

the quantization step used in quantization of the blocks or macroblocks.

The buffer memory and the device for modifying the quantization step are connected in series. The device for modifying the quantization step...

Claims:

...coded as a function of the complexity value thus computed, wherein: (A)

said complexity value is defined as a number of bits per picture proportional to the number of bits observed at the end of coding:
(B)

the step of controlling the bitrate comprising the following substeps:(1)

for each given group of N $\,$ successive $\,$ pictures, evaluating a $\,$ number of

bits which comprise a group profile, said group profile having a
value

PROF which is proportional to said complexity value, to the number \mathbf{N} , and

to a bitrate $\,R\,$ (t) observed at the coding output, and inversely proportional to the period of the pictures; (2) for each new picture to be

coded in the sequence:(a) estimating a number of bits corresponding
to

said new picture and having a value NBNP which is proportional to said
complexity value, and, a number of bits per sliding group having
a

value NBSG which is proportional to said group profile value PROF...

...NBNP and two limit values MIN(CN) and MAX(CN) of the fullness of a buffer memory for storing coded signals, the selection criterion being the selection of that value which is between the other...

...values; and,(3) for each macroblock of said new picture, computation of

a coefficient for modifying the quantization step of said macroblock,

said coefficient being equal or proportional to the sum of a number of bits

expressing the initial fullness of a buffer memory defined as virtual

memory and a complementary number which is equal to the number
of

bits already generated by coding the (j-1) macroblocks preceding the macroblock concerned of the rank j in the same picture, reduced by a

number of correction bits related to the values of j and CNPP
and

to the number of macroblocks per picture.

12/69,K/7 (Item 7 from file: 350)

DIALOG(R) File 350: Derwent WPIX

(c) 2007 The Thomson Corporation. All rts. reserv.

0007022343 - Drawing available

WPI ACC NO: 1995-038009/199506

XRPX Acc No: N1995-030071

Image processing system with variable width memory bus for MPEG
images -

has controller that splits word in half and stores each half separately,

and reassembles halves on read operation.

Patent Assignee: SGS THOMSON MICROELTRN SA (SGSA); STMICROELECTRONICS

(SGSA)

Inventor: ALAIN A; ARTIERI A

Patent Family (7 patents, 6 countries)

Patent			App	plication				
Number	Kind	Date	Nur	mber	Kind	Date	Update	
EP 632388	A1	19950104	EΡ	1994410044	А	19940627	199506	В
FR 2707118	A1	19950106	FR	19938218	А	19930630	199507	Ε
JP 7154781	A	19950616	JΡ	1994170329	Α	19940630	199533	Ε
US 5825372	A	19981020	US	1994267195	A	19940629	199849	E
EP 632388	В1	19991222	EΡ	1994410044	A	19940627	200004	E
DE 69422228	E	20000127	DE	69422228	А	19940627	200012	E
			EΡ	1994410044	Α	19940627		
JP 3787.847	B2	20060621	JΡ	1994170329	A	19940630	200643	Ε
Priority Applications (no., kind, date): FR 19938218 A 19930630								

Patent Details

Number Kind Lan Pg Dwg Filing Notes

EP 632388 A1 FR 26 12

Regional Designated States, Original: DE FR GB IT

JP 7154781 A JA 19

EP 632388 B1 FR

Regional Designated States, Original: DE FR GB IT

DE 69422228 E DE Application EP 1994410044

Based on OPI patent EP 632388

JP 3787847 B2 JA 23 Previously issued patent JP

07154781

Alerting Abstract EP Al

The image processor co-operates with a memory that can store three decoded images. The memory is accessed by a bus N bits wide. For two processing modes a bus width of N/2 is used.

For each instruction to write an N-bit word to memory a circuit (62)

causes the successive writing of the first and second half of the word, using N/2 bits. To read <code>memory</code> the two half words are extracted and juxtaposed to re- form the N-bit word. An address controller generates two

distinct addresses for each address supplied by the processor. The clock

signal to the processor is inhibited to ensure each memory access instruction is executed twice.

USE/ADVANTAGE - MPEG decoder. Adapts to differing bus widths

```
without
modification of architecture of peripherals communicating with memory
 and simplifies implementation of decoder.
 Title Terms/Index Terms/Additional Words: IMAGE; PROCESS; SYSTEM;
VARIABLE;
  WIDTH; MEMORY; BUS; CONTROL; SPLIT; WORD; HALF; STORAGE; SEPARATE;
  HALVES; READ; OPERATE; MPEG; DECODER
Class Codes
 International Classification (Main): G06F-012/02, G06F-012/04, H04N-
 007/24
  (Additional/Secondary): G06F-013/40
 International Classification (+ Attributes)
 IPC + Level Value Position Status Version
   G06F-0012/04 A I
                        R 20060101
  G06F-0013/40 A I
                         R 20060101
  G06F-0009/34 A I L B 20060101
  H04N-0007/26 A I
                      R 20060101
  H04N-0007/26 A I F B 20060101
  H04N-0007/36 A I
                         R 20060101
  H04N-0007/50 A I
                         R 20060101
                        R 20060101
   G06F-0012/04 C I
   G06F-0013/40 C I
                        R 20060101
  H04N-0007/26 C I
                         R 20060101
   H04N-0007/36 C I
                         R 20060101
   H04N-0007/50 C I
                         R 20060101
 US Classification, Issued: 345512000, 345509000
 File Segment: EPI;
 DWPI Class: T01; W04
 Manual Codes (EPI/S-X): T01-H01A; T01-H07A1; T01-J10A2; W04-P01A3;
   W04-P01A5; W04-P01C5
 Image processing system with variable width memory bus for MPEG
 images...
 Original Titles:
 ...Processor system particularly for image processing comprising a
 variable
 scize memory bus...
 ...Processor system particularly for image processing comprising a
 variable
 size memory bus...
```

- ...IMAGE PROCESSING SYSTEM HAVING VARIABLE LENGTH MEMORY BUS...
- ... Image processing system including a variable size memory bus.

Alerting Abstract ... The image processor co-operates with a memory that

can store three decoded images. The 'memory' is accessed by a bus N bits $\,$

wide. For two processing modes a bus width...

...For each instruction to write an N-bit word to memory a circuit (62)

causes the successive writing of the first and second half of the word, using N/2 bits. To read memory the two half words are extracted and juxtaposed to re- form the N-bit word...

...supplied by the processor. The clock signal to the processor is inhibited to ensure each memory access instruction is executed twice...

 \dots USE/ADVANTAGE - MPEG decoder. Adapts to differing bus $% \left(\mathbf{v}\right) =\mathbf{v}$ without

modification of architecture of peripherals communicating with memory
,
and simplifies implementation of decoder.

Title Terms.../Index Terms/Additional Words: MEMORY;

Original Publication Data by Authority

Original Abstracts:

...comprising a data bus with a fixed size of N bits (D64) connected to \boldsymbol{a}

 ${\tt memory}$ (12) for words of n bits by a bus with a size of n bits (D16),

where N is...

 \dots execution by the processor of an instruction for writing an N-bit word

into the memory , successively writing each sub -word of n bits constituting this N-bit word to distinct addresses; and means (60...

 \dots for, on each execution of an instruction for reading an N-bit word from

the memory, successively reading from the said memory at distinct addresses sub -words of n bits, and juxtaposing these sub-words on the bus

of fixed size...

...a data bus having a fixed N-bits size connected to an n-bits word memory through a bus having an n-bits size, where N is a multiple of n,

and n is a variable value. The system includes means for, at each execution

by the processor of a write instruction of one word of N bits in the

 ${\tt memory}$, successively writing each sub-word of n bits ${\tt constituting}$ this

word of N bits at distinct addresses, and means for, at each execution of \boldsymbol{a}

read instruction of a word of N bits in the $\ensuremath{\mathtt{memory}}$, successively reading

in this memory at distinct addresses sub-words of n bits, and juxtaposing these sub-words on the fixed size bus. Claims:

...adapted to processing pictures according to intra, predicted and

bidirectional modes in cooperation with a **memory** (12) capable of storing

at least three decoded pictures and accessible through an N-bit data bus,

characterized in that it comprises, for processing pictures only according to the intra and predicted modes in cooperation with a half-size

memory through an N/2-bit bus: - means (62) for, at each execution by the

processor of a write instruction of one N-bit word in the memory

successively writing each N/2-bit sub-word constituting said N-bit word;

- means (60, 64, 65, 66) for, at each execution of a read instruction of

an N/bit word in the $\ensuremath{\,\text{memory}\,}$, successively reading in said $\ensuremath{\,\text{memory}\,}$ two

N/2-bit sub-words, and juxtaposing these sub-words on the N-bit bus; - an

address folding circuit (52) comprising: - an addressing
circuit

(86) for providing the memory with two distinct addresses for each address provided by the processor; - an address generating circuit (80-84) for providing an address within the address boundaries of the memory when an address provided by the addressing circuit is out of predetermined boundaries; and - means (92, 94) for inhibiting the decoding if an address provided to the memory in write mode corresponds

to data which has not yet been read.

...adapted to process images according to intra, predicted and bidirectional modes, in cooperation with a ${\tt memory}$ capable of storing at

least three decoded images and accessible through an N-bit data bus, and

adapted to process images only according to intra and predicted modes in

cooperation with a half- size memory through an N/2-bit bus, said

image processing system comprising: means for, at each execution by
the

processor of a write instruction of one N-bit word to the <code>half-size memory</code>, successively writing each N/2-bit sub-word of the N-bit word; means for instruction of an N-bit word from the half-size <code>memory</code>, <code>successively</code> reading in said half-size <code>memory</code> two N/2-bit sub-words, and

juxtaposing these subwords on the N-bit bus; an addressing circuit for

providing the half- size memory with two distinct addresses for each

address provided by the processor; an address folding circuit for providing an address within the address boundaries of the half-size memory.

when an address provided by the addressing means is out of the boundaries; and means for stopping the processor if an address provided

to the half-size memory in write mode corresponds to data which has not yet been read.

12/69,K/8 (Item 8 from file: 350)

DIALOG(R)File 350:Derwent WPIX

(c) 2007 The Thomson Corporation. All rts. reserv.

0003553510

WPI ACC NO: 1985-160661/198527

Related WPI Acc No: 1985-277861; 1990-255633; 2000-239401

High speed graphic pattern processing appts. - uses raster scan CRT and control unit with microprogram memory and decoder

Patent Assignee: HITACHI ENG CO LTD (HITJ); HITACHI LTD (HITA);

HITACHI

MFG CO (HITA); HITACHI SEISAKUSHO KK (HITA); KAJIWARA H (KAJI-I);

KATSURA K (KATS-I); MAEJIMA H (MAEJ-I) Inventor: KAJIWARA H; KATSURA K; MAEJIMA H

Inventor. Radi								
Patent Family	(20 pat	cents, 5						
Patent				plication				
Number	Kind	Date		mber	Kind	Date	Update	_
EP 146961	A	19850703		1984116285	A	19841224	198527	В
US 4862150	А	19890829		1984686039	A	19841224	198944	Ε
EP 146961	· B	19910320	EΡ	1984116285	А	19841224	199112	Ē
DE 3484297	G	19910425					199118	Ε
US 5043713	A	19910827	US	1989350254	A	19890511	199137	E
US 5300947	А	19940405		1984686039	А	19841224	199413	E
			US	1989350254	А	19890511		
			US	1991737398	А	19910729		
US 5332995	А	19940726	US	1984686039	A	19841224	199429	E
			US	1989350254	A	19890511		
			US	1991736780	А	19910729	•	
KR 199410224	В1	19941022	KR	19848375	Α.	19841226	199638	E
			KR	199319698	А	19930925		
KR 199410225	В1	19941022	KR	19848375	А	19841226	199638	E
			KR	199319695	А	19930925		
KR 199507531	Bl	19950711		19848375	А	19841226	199715	E
				199319696	А	19930925		
KR 199507532	В1	19950711		19848375	А	19841226	199715	E
				199319697	А	19930925		
US 5631668	А	19970520		1984686039	А	19841224	199726	E
			US	1989350254	Α	19890511		
			US	1991736786	A	19910729		
			US	1993104572	А	19930811		
			US	1995430853	А	19950428		
US 5631671	A	19970520	US	1984686039	A	19841224	199726	E
			US	1989350254	Α	19890511		
			US	1991736786	Α	19910729		
			US	1993104572	А	19930811		
US 5638095	A	19970610	US	1984686039	Α	19841224	199729	Ε
				1989350254	A	19890511		
			US	1991736786	Α	19910729		•
			US	1993104572	A	19930811		
			US	1995430848	А	19950428		
US 5657045	A	19970812	US	1984686039	Α	19841224	199738	E
			US	1989350254	A	19890511		
			US	1991736786	А	19910729		
				1993104572	А	19930811		
				1995430851	A	19950428		
KR 199512931	В1	19951023	KR	199419887	A	19940812	199851	E
KR 199513229	В1	19951026	KR	19848375	A	19841226	199901	E

				KR	199419886	Α	19940812		
KR	199707247	В1	00000000	KR	19848375	Α	19841226	199941	E
US	20010052903	Al	20011220	US	1984686039	Α	19841224	200206	E
				US	1989350254	Α	19890511		
				US	1991736786	Α	19910729		
			•	US	1993104572	Α	19930811		
				US	1995430851	Α	19950428		
	•			US	1997796983	A	19970207		
				US	1998161463	Α	1998 09 28		
	•			US	2001932895	Α	20010821		
US	6492992	В2	20021210	US	1984686039	Α	19841224	200301	E
				US	1989350254	Α	19890511		
				US	1991736786	Α	19910729		
				US	1993104572	A	19930811		
				US	1995430851	А	19950428		
				US	1997796983	Α	19970207		
				US	1998161463	A	19980928		
				US	2001932895	Α	20010821		

Priority Applications (no., kind, date): JP 1984120679 A 19840614; JP 198427155 A 19840217; JP 1983246986 A 19831226; JP 1984254889 A 19841130

Patent Details					
Number		Lan	Pg	Dwg	Filing Notes
EP 146961	Α	EN	. 70	28	•
Regional Desig	nated	States	s,Ori	ginal	: DE FR GB IT
EP 146961	В	EN		_	
Regional Desig	nated	States	s,Ori	ginal	: DE FR GB IT
US 5300947	A	EN	36	28	Division of application US
1984686039					
					Division of application US
1989350254					•
					Division of patent US 4862150
					Division of patent US 5043713
US 5332995	А	EN	33	28	Division of application US
1984686039					
					Division of application US
1989350254					
					Division of patent US 4862150
					Division of patent US 5043713
KR 199410224	B1	KO			Division of application KR
19848375					
WD 100410005	2.1	***			
KR 199410225	В1	KO			Division of application KR
19848375					
KR 199507531	В1	ко			Division of application KR
19848375	БI	KO	•		DIVISION OF applicacion KK
17040373					
KR 199507532	В1	ко			Division of application KR
10040355	1.1	110			DIVIDION OF application KK

19848375

US 5631668 1984686039	A	EN	38	28	Division of application US
1989350254					Division of application US
1991736786					Division of application US
1993104572					Continuation of application US Division of patent US 4862150
US 5631671 1984686039	Α	EN	36	28	Division of patent US 5043713 Division of application US
1989350254					Division of application US
1991736786					Division of application US
US 5638095 1984686039	А	EN	34	28	Division of patent US 4862150 Division of patent US 5043713 Division of application US
1989350254					Division of application US
1991736786					Division of application US
1993104572					Continuation of application US
US 5657045 1984686039	Α	EN	34	28	Division of patent US 4862150 Division of patent US 5043713 Division of application US
1989350254					Division of application US
1991736786					Division of application US
1993104572					Continuation of application US
KR 199513229 19848375	В1	ко			Division of patent US 4862150 Division of patent US 5043713 Division of application KR
US 20010052903 1984686039	Al	EN			Division of application US
1989350254	•				Division of application US

1991736786		Division of application US
1993104572	· ·	Continuation of application US
		Continuation of application US
1995430851		Continuation of application US
1997796983		Continuation of application US
1998161463		Division of patent US 4862150
•	•	Division of patent US 5043713
		Continuation of patent US 5631671
		Continuation of patent US 5657045
US 6492992 1984686039	B2 EN	Division of application US
1989350254		Division of application US
1991736786		Division of application US
1993104572		Continuation of application US
		Continuation of application US
1995430851		Continuation of application US
1997796983	·	
1998161463		Continuation of application US
		Division of patent US 4862150 Division of patent US 5043713 Continuation of patent US 5631671 Continuation of patent US 5657045

Alerting Abstract EP A

The processing appts. can update one-pixed data, translate a logical address to physical address and transfer data in a display memory (13) at

high speed. It comprises an operation unit (30) including logical address,

physical address and colour data operation units, as well as a control unit (20)

The operation unit controls writing, updating and reading of display data. The control unit controls the operation unit in a predetermined sequence, the read display data is converted to a video signal by a conversion unit (40) for a display unit (50).

USE/ADVANTAGE - Drawing a pattern of multi-colour or multi-tone data having each pixel represented by a number of bits at the same processing speed as that for binary image data.

Equivalent Alerting Abstract US A The appts. uses a raster scan type CRT. The graphic pattern

processing

appts. can update one pixel data, translate a logical address to a physical

address and transfer data in a display **memory** at high speed.

The graphic pattern processing appts. comprises an operation unit; including a logical address operation unit which stores and operates on logical coordinates, a physical address operation unit, which stores the

physical address of the **memory** corresponding to the current drawing point

and constants to perform an arithmetic operation to output a modified address to memory, a colour data operation unit and a control unit including microprogram memory and a microprogram decoder.

ADVANTAGE - High speed. (29pp)n

Equivalent Alerting Abstract US A

A graphic data processing apparatus is disclosed for accessing a ${\tt memory}$

which stores pixels having a number of bits which may be selected. Graphic

data is generated with one or more bits per pixel with a number of pixels

of data being stored in one word of the memory .

A physical address operation unit stores information of a current drawing

point including a memory address of a word in the memory and a pixel

address defining a position of a pixel in one word specified by the memory address. A data operation unit modifies a particular pixel having

a number of bits which may be selected in the one word specified by the

pixel address in accordance with a drawing instruction.

ADVANTAGE - High processing speed. @(33pp)@

Equivalent Alerting Abstract US A

The graphic data generating appts. includes an information output device

for outputting an image of graphic data. A memory stores pixels of graphic data to be provided to the information output device. A pattern memory stores pattern data having at least one bit per pixel of the graphic data. A graphic data processor has a number of data storage elements, each storing pixel data having at least one bit.

A selector chooses one of the data storage elements depending upon a value of the at least one bit per of the graphic data, and a write device

writes the pixel data in the selected storage element as graphic data into

an address of the memory device.

ADVANTAGE - High speed calculation of address in display memory for memory update of multi-colour or multi-tone data.

Equivalent Alerting Abstract US A

The graphic data generator outputs graphic data of several pixels of an

image. A display memory is connected to the output for storing pixel data

defining the graphic data for each of the pixels.

Each pixel data has several bits. A graphic data processor performs readout of word data having several pixel data at a word position of the

display memory specified by a source memory address, selects pixel

data specified by a source pixel address in the readout word data, and writes the selected pixel data in the display memory at a pixel position

specified by a destination pixel address of word data which is specified

by a destination memory address.

USE/ADVANTAGE - Draws pattern of multi-colour or multi-tone data having

multi-bit pixels at same speed as binary image data.

Title Terms/Index Terms/Additional Words: HIGH; SPEED; GRAPHIC; PATTERN;

PROCESS; APPARATUS; RASTER; SCAN; CRT; CONTROL; UNIT; MICROPROGRAM; MEMORY; DECODE

Class Codes

International Classification (Main): G06F-012/10, G06F-015/62, G06K-009/00.

G06K-009/36, G06T-011/40, G09G-005/02, G09G-005/36, G09G-005/38

(Additional/Secondary): G06F-015/72, G06K-009/20, G09G-001/28, G09G-005/00

US Classification, Issued: 345552000, 345588000, 340703000, 340724000, 340744000, 340798000, 340799000, 395141000, 395166000, 340747000, 340744000, 395165000, 345155000, 345151000, 345121000, 345191000, 345191000, 345191000, 345191000, 345191000, 345568000, 345568000, 345568000, 345568000, 345568000, 345568000

File Segment: EngPI; EPI;

DWPI Class: T01; T04; W02; W03; W04; P85

Manual Codes (EPI/S-X): T01-C04A; T01-J04; T04-H01B; W02-J03; W03-A04; W04-P

...uses raster scan CRT and control unit with microprogram memory and decoder

Alerting Abstract ...pixed data, translate a logical address to physical

address and transfer data in a display **memory** (13) at high speed. It comprises an operation unit (30) including logical address, physical address...

...a pattern of multi-colour or multi-tone data having each pixel represented by a number of bits at the same processing speed as that

for binary image data.

Equivalent Alerting Abstract ...data, translate a logical address to a physical address and transfer data in a display memory at high speed...

...on logical coordinates, a physical address operation unit, which stores

the physical address of the memory corresponding to the current drawing

point and constants to perform an arithmetic operation to output a modified

address to memory, a colour data operation unit and a control unit including microprogram memory and a microprogram decoder...

...A graphic data processing apparatus is disclosed for accessing a memory

which stores pixels having a number of bits which may be selected. Graphic data is...

. . .

...A physical address operation unit stores information of a current drawing point including a memory address of a word in the memory and a

pixel address defining a position of a pixel in one word specified by the

memory address. A data operation unit modifies a particular pixel having a number of bits which may be selected in the one word specified

by the pixel address in accordance...

...generating appts. includes an information output device for outputting

an image of graphic data. A memory stores pixels of graphic data to be

provided to the information output device. A pattern memory stores pattern data having at least one bit per pixel of the graphic data.

A...

...pixel data in the selected storage element as graphic data into an address of the memory device...

 \dots ADVANTAGE - High speed calculation of address in display $\ensuremath{\mathtt{memory}}$ for

memory update of multi-colour or multi-tone data...

 \dots The graphic data generator outputs graphic data of several pixels of an

image. A display memory is connected to the output for storing pixel data

defining the graphic data for each...

 \dots readout of word data having several pixel data at a word position of the

display memory specified by a source memory address, selects pixel

data specified by a source pixel address in the readout word data, and writes the selected pixel data in the display memory at a pixel position

specified by a destination pixel address of word data which is

specified

by a destination memory address

Title Terms.../Index Terms/Additional Words: MEMORY;

Original Publication Data by Authority

Original Abstracts:

...pixel data, translate a logical address to physical address and transfer

data in a display memory (13), at a high speed. The graphic pattern

processing apparatus comprises an operation unit (30) including logical address operation unit.:.

 \dots 320) and color data operation unit (330), and a control unit (20) including a microprogram memory (100) and a microprogram decoder (200).

. . .

...pixel data, translate a logical address to physical address and transfer

data in a display **memory** , at a high speed. The graphic pattern processing

apparatus comprises an operation unit including logical address operation

unit, physical address operation unit and color data operation unit, and a

control unit including a microprogram **memory** and a microprogram decoder.

. . .

...data, translate a logical address to a physical address and transfer data in a display memory , at a high speed. The graphic pattern processing

apparatus comprises an operation unit including a logical address operation

unit, a physical address operation unit, color data operation unit, and a

control unit including a microprogram **memory** and a microprogram decoder.

. .

 \dots A graphic data processing apparatus is disclosed for accessing a memory

which stores pixels having a number of bits which may be selected.

data is generated with one or more bits per pixel with a plurality of pixels of data being stored in one word of the memory . A physical address

operation unit stores information of a current drawing point including a

memory address of a word in the memory and a pixel address defining a

position of a pixel in one word specified by the memory address. A data operation unit modifies a particular pixel having a number of

bits which may be selected in the one word specified by the pixel address in accordance with a drawing instruction.

...A graphic data processing apparatus for accessing memory which stores

pixels where each of the pixels is a picture element of a unique point in

two-dimensional space and having a number of pixels which may be selected

in the memory and for generating graphic data with two or more bits
per

pixel being used and a plurality of pixels of data being stored in one word

of the ${\tt memory}$ is ${\tt disclosed}$. A physical address operation unit stores

information of a current drawing point including a memory address of a

word in the memory and a pixel address defining a position of a pixel

in one word specified by the memory address. A data operation unit modifies a particular pixel in the one word specified by the pixel address in accordance with a drawing instruction with a number of pixels

within a word being selectable...

...apparatus includes an output producing a graphic image having a plurality of bits; a display ${\tt memory}$ connected to the output for storing

pixel data defining the graphic data for each of...

...plurality of bits; and a graphic data processing apparatus performing

read out of word data having a plurality of pixel data at a word position

of the display memory specified by a source memory address, selecting

pixel data specified by a source pixel address in the readout word and writing the selected pixel data in the display memory at a pixel position

specified by a destination pixel address of word data
specified

by the destination memory address.

A graphic pattern processing apparatus having a graphic memory

data processor, and a graphic processor. The graphic memory stores a pattern composed of pixel data. The graphics processor includes a plurality

of color registers. The graphic processor reads the graphic memory in

response to instructions received from the data processor. The graphics

processor in response to the pixel data read from the graphic memory selects one of a plurality of color registers and outputs that value.

A graphic pattern processing apparatus for accessing a $\ensuremath{\mathtt{memory}}$ which

stores words of graphic data. A plurality of pixels is stored in each word

. . .

...selected by a pixel address supplied by a graphic data processor. The

graphic data processor performs processing on the selected pixel in accordance with instructions received from a data processor...

 \dots A graphic pattern processing apparatus having a display $\mbox{\tt memory}$, a data

processor, a graphic processor, and a plurality of parallel to serial convertors. The display memory stores graphic data in words, each word

has a plurality of pixel data and each pixel data has a plurality of bits.

A graphic processor accesses the display **memory** and processes a plurality

of the pixel data in response to instructions received from a data processor. The number of parallel to serial convertors corresponds to the

number of bits per pixel and are configured to allow a word from the display memory to be converted into a serial stream of pixel data...

... A graphic data generating apparatus includes a data processor, a graphic memory, and a graphic processor. The data processor outputs instructions to the graphic processor for processing graphic data. The instructions include a drawing instruction for transferring graphic

data stored in a predetermined location in the graphic memory to another predetermined location in the graphic memory. The graphic memory

stores pixel data defining the graphic data and each of the pixel

having a plurality of bits. The graphic processor performing read out of

word data having a plurality of pixel data at a word position of

the graphic memory specified by a source memory address, selecting

pixel data specified by a source pixel address in the readout word

and writing the selected pixel data in the graphic memory at a pixel position specified by a destination pixel address of word data specified0

by the destination memory address.

A data processing apparatus which processes data held in memory . The data processing apparatus includes an address operation unit

which obtains an address to read one-word data from the $\ensuremath{\,\text{memory}\,}$, wherein

the one-word data is a unit of data access to the memory , and a logical

operation unit which determines a content of an operation on a field basis

based on information which designates the number of bits per field to construct one-word data with a plurality of fields having a same number

- of bits. The logical operation unit, based on the content thus determined, performs the operation in parallel on the fields of the one-word data read from the memory by the address thus obtained. Claims:
- ...pixed data, translate a logical address to physical address and transfer
- data in a display $\ensuremath{\text{memory}}$ (13) at high speed. It comprises an operation
- unit (30) including logical address, physical address...
- \dots 1. A graphic pattern processing apparatus for use in connection with a
- display memory (13) for storing a display data therein and means (40)

for converting the display data read from said display memory to a display signal for displaying on a display unit or transmission to other

unit, the display data stored in the display memory being updated or processed for drawing in accordance with a display control data including an instruction and a parameter sent from a computer, characterised in that said graphic pattern processing apparatus...

- \dots means (20) for generating an operation control signal to an operation
- unit and including microprogram memory means (100) for storing therein a

microprogram for display control, a decoder (200) for decoding a microinstruction read from said microprogram memory and instruction control means (230) for controlling said decoder in accordance with the

display control data; and an operation unit (30) including logical address operation means...

...display control means, physical address operation means (320) for calculating an address in said display memory based on the logical address and colour data operation means (330) for logically operating a

selected multi-tone information or multi-colour information and the display data...

...
b>l. In a graphic pattern processing apparatus having a display memory for storing a display data therein and means for converting the display data read from said display memory to a display signal for displaying on a display unit or transmission to other unit, the display data stored in the display memory being updated or processed for drawing

in accordance with a display control data including an instruction and

a parameter sent from other computer, a graphic pattern processing

apparatus for generating a display data in accordance...

 \dots control means for generating an operation control signal to an operation

unit and including microprogram memory means for storing therein a microprogram for display control, a decoder for decoding a microinstruction

read from said microprogram memory and instruction control means for

controlling said decoder in accordance with the display control data; and

an operation unit including logical address operation means for calculating a coordinate on a display screen of a display draw point...

...pattern display control means, physical address operation means for calculating an address on said display memory based on the logical address and color data operation means for logically operating a selected

multi-tone information or color information and the display data to produce a color data....A graphic data generating apparatus comprising: information output means for outputting an image of graphic data; memory

means for storing pixels of graphic data to be provided to said information

output means; a pattern memory for storing pattern data having at least

one bit per pixel of said graphic data; and a graphic data processing apparatus including a plurality of data storage means, each of the data

storage means storing pixel data having at least one bit, means for...

...the pixel data in said selected storage means as graphic data into an address of said memory means.

...comprising: means for outputting graphic data of a plurality of pixels

of an image; a display memory connected to said outputting means for storing pixel data defining said graphic data for...

...pixels, each of said pixel data having a plurality of bits; and a graphic data processing apparatus performing readout of word data having

a plurality of pixel data at a word position of said display memory specified by a source memory address, selecting pixel data specified by a

source pixel address in the readout word data, and writing the selected pixel data in said display memory at a pixel position specified by a

destination pixel address of word data which is specified by a
destination memory address.

...pattern data having at least one bit to pixel data having a

plurality of

bits; a memory for storing said graphic data, said graphic data includes at least one word, each word having a plurality of pixel data, each of...

...data having a plurality of bits; and a graphic processor having color

registers, each color register having stored therein pixel data having a

plurality of bits, wherein said graphic processor, responsive to said drawing instruction from said data processor, accesses said memory in units of words, selects one of said color registers based on pattern data

. . .

...and stores data corresponding to said pixel data stored in said selected color register to said memory.

. .

- ... A data processing apparatus comprising: a memory for storing graphic data, said graphic data including at least one word, each word...
- ...instructions and parameters for processing said graphic data; and a graphic data processor, responsive to an instruction and parameters from

said data processor, for accessing said memory in word units, reading out

one-word graphic data designated by a memory address from said memory

- , specifying at least one bit of the read-out one-word graphic data by $\mathtt{a}\ldots$
- ...one bit in accordance with said instruction, and writing the oneword graphic data containing the processed at least one bit in said memory.
- ...A data processing apparatus **comprising** : **a** memory for storing graphic data, said graphic data including at least one word, each word...
- ...a plurality of pixels and having a plurality of bits; a graphic processor for accessing said memory in units of words and processing a

plurality of pixel data included in each word together; and a conversion

unit which includes a plurality of parallel-serial convertors corresponding to the number of bits within one pixel data, each parallel-serial convertor, being input bit data from each...

...said plurality of pixel data within one word according to a specified rule, converts said input bit data as parallel data to serial data

and

. . . .

outputs said serial data li >a memory for storing graphic data, said graphic data including at least one word, each word...

...of bits; a data processor for outputting instructions and parameters for

processing graphic data, wherein said instructions include a
drawing

instruction for transferring graphic data stored in a predetermined location in said memory to another predetermined location in said memory; and a graphic processor, responsive to said drawing instruction

and parameters corresponding to said drawing instruction from said data

processor, for accessing said memory in units of words, reading out graphic data from said memory as a transfer source including a plurality

of pixel data to be transferred, selecting at least one of said
pixel

data to be transferred and writing data corresponding to said selected pixel data into a specified location in said memory as a transfer destination according to said parameters corresponding to said drawing instructions.

...What is claimed is: 1. A data processing apparatus comprising: a system memory which holds a program or data; a data processor which executes said program to process said data, and generates a command or data

to process graphic data; a **graphic** memory which holds a plurality of one-word graphic data, each said one-word graphic...

...pixel data arranged within a word which is a unit of data access to said

graphic memory, and each said pixel data being constituted by plural bits; and a graphic processor which reads from said graphic memory graphic data specified by a memory address for specifying one-word

graphic data in order to access said graphic data on a one-word basis according to a command or data from said data processor, specifies predetermined pixel data by a pixel address for specifying the predetermined pixel data in said one-word graphic data specified by said

memory address, processes the pixel data thus specified according to said

command, and writes one-word graphic $\mbox{\sc data}$ containing the pixel $\mbox{\sc data}$ thus

processed in said graphic memory.

20/69,K/1 (Item 1 from file: 350)

DIALOG(R) File 350: Derwent WPIX

(c) 2007 The Thomson Corporation. All rts. reserv.

0013525409 - Drawing available

WPI ACC NO: 2003-618636/200358

XRPX Acc No: N2003-492721

Digital memory for storing information in bit form and which may be accessed from two or more independent ports has locations for storing at

least one information bit as several working bits

Patent Assignee: QINETIQ LTD (QINE-N)

Inventor: BURNS P D

Patent Family (2 patents, 100 countries)

Patent Application

Number Kind Update Number Kind Date Date WO 2003067599 Α1 20030814 WO 2003GB371 A 20030129 200358 B AU 2003207002 A1 20030902 AU 2003207002 A 20030129 200425 E

Priority Applications (no., kind, date): GB 20023070 A 20020209

Patent Details

Number Kind Lan Pg Dwg Filing Notes

WO 2003067599 A1 EN 24 5

National Designated States, Original: AE AG AL AM AT AU AZ BA BB BG BR

BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM $\overline{\text{HR}}$ HU $\overline{\text{TD}}$

IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX

NO NZ OM PH PL PT RO RU SC SD SE SG SK SL TJ TM TN TR TT TZ UA UG US UZ

VC VN YU ZA ZM ZW

Regional Designated States, Original: AT BE BG CH CY CZ DE DK EA EE ES

FR GB GH GM GR HU IE IT KE LS LU MC MW MZ NL OA PT SD SE SI SK **SL SZ** TR

· TZ UG ZM ZW

AU 2003207002 A1 EN

Based on OPI patent WO 2003067599

Alerting Abstract WO Al

NOVELTY - A digital memory includes separately addressable locations

for storing at least one information bit as a number of working bits , and combinatorial logic output circuitry for generating the information bit from the working bits. The working bits are arranged in a

number of sets, each set comprising at least one working bit for each separately addressable location.

DESCRIPTION - INDEPENDENT CLAIMS are included for:

1.a digital memory arranged as a scoreboard register with several of

flag bits

2.a field programmable gate array device in which is implemented

digital memory

3.a method of storing digital information in a memory having at least

two write ports

USE - In electronic digital storage devices using elemental logic devices

that provide a digital storage, in which the data stored within the store

may be accessed and changed from two or more independent ports.

ADVANTAGE - Allows a multiple port memory to be implemented using a relatively small amount of additional logic functions. Allows the modification of the information bit by manipulation of at least one of

the working bits, which are preferably divided into sets, where each set

consists of at least one working bit for each separately addressable location. Each set may be addressed for writing through a single port but

may be addressed for reading through a number of ports.

DESCRIPTION OF DRAWINGS - The drawing illustrates in block diagrammatic

form, how a single information bit may be stored as two separate working bits.

101,102 D-type flip-flops 103 XOR gate

Title Terms/Index Terms/Additional Words: DIGITAL; MEMORY ; STORAGE;
 INFORMATION; BIT; FORM; ACCESS; TWO; MORE; INDEPENDENT; PORT; LOCATE;
ONE

; WORK

Class Codes

International Classification (Main): G11C-007/10
 (Additional/Secondary): G06F-013/16, G06F-013/166, G06F-013/36,
 G06F-013/366, G11C-008/16, G11C-008/166

File Segment: EPI; DWPI Class: T01; U14

Manual Codes (EPI/S-X): T01-H03D; T01-H05B1; T01-H05B3; U14-A07; U14-

A08B1; U14-C

Digital memory for storing information in bit form and which may be accessed from two or more...

Original Titles:

MULTIPLE WRITE-PORT MEMORY

Alerting Abstract ... NOVELTY - A digital memory includes separately addressable locations for storing at least one information bit as a

number of working bits , and combinatorial logic output circuitry for
generating the information bit from the working bits. The...
...a digital memory arranged as a scoreboard register with several

of flag bits a field programmable gate array device in which is implemented a digital memory a method of storing digital information in

a memory having at least two write ports

...ADVANTAGE - Allows a multiple port memory to be implemented using a relatively small amount of additional logic functions. Allows the modification of the information bit by manipulation of at least one of the working bits, which are preferably divided into sets, where each set consists of

Title Terms.../Index Terms/Additional Words: MEMORY;

Original Publication Data by Authority

Original Abstracts:

A digital memory for storing information in bit form includes a plurality of separately addressable working bits, wherein an information

bit is stored therein as a combinatorial logic function of the working bits. Each working bit associated with the information bit may be

addressable from a plurality of address busses. The invention provides a

multiple write-port memory that may be used in conventional fashion, or

 $\ensuremath{\mathsf{may}}$ be conveniently adapted to implement a scoreboard register, which $\ensuremath{\mathsf{may}}$

. . .

 \dots to indicate the status of a logical resource. The invention is particularly suitable for implementing memory and scoreboard functions

within a programmable logic device such as a Field Programmable Gate Array. Also disclosed is a method of implementing a digital memory

 \dots pour mettre en application les fonctions memoire et tableau d'affichage

d'un dispositif logique programmable comme, par exemple, un reseau de circuits prediffuses programmables par l'utilisateur. L'invention concerne egalement un procede de mise en application d'une memoire numerique.

20/69,K/2 (Item 2 from file: 350)

DIALOG(R) File 350: Derwent WPIX

(c) 2007 The Thomson Corporation. All rts. reserv.

0012798271 - Drawing available

WPI ACC NO: 2002-654841/200270

XRPX Acc No: N2002-517374

Computer-aided semiconductor integrated circuit designing method involves

defining memory cells representing delay circuits occupying equal

and having different signal propagation delays

Patent Assignee: ESS TECHNOLOGY INC (ESST-N)

Inventor: HERRINGTON S K; RISLER D A
Patent Family (1 patents, 1 countries)

Patent Application

 Number
 Kind
 Date
 Number
 Kind
 Date
 Update

 US 6425115
 B1 20020723
 US 2000567862
 A 20000509
 200270
 B

Priority Applications (no., kind, date): US 2000567862 A 20000509

Patent Details

Number Kind Lan Pg Dwg Filing Notes

US 6425115 B1 EN 13 7

Alerting Abstract US B1

NOVELTY - A pair of memory cells with data representing pair of delay

circuits occupying equal area on a semiconductor substrate and having different propagation delay between signal input and signal output, are defined. The delay circuits have coupled p-type and n-type transistors and

one of the circuit includes a capacitor coupling.

DESCRIPTION - An INDEPENDENT CLAIM is included for computer-readable medium storing computer-aided semiconductor integrated circuit design

program .

USE - For computer-aided designing of semiconductor integrated circuits.

ADVANTAGE - Allows designers to modify memory cells to represent delay circuits having different delay time periods and occupying equal area

on the semiconductor substrate.

DESCRIPTION OF DRAWINGS - The figure shows the flowchart for an iterative

method of fixing timing violations using a library that allows delay cells

having variable delays to be placed within a circuit to correct the violations.

Title Terms/Index Terms/Additional Words: COMPUTER; AID; SEMICONDUCTOR; INTEGRATE; CIRCUIT; DESIGN; METHOD; DEFINE; MEMORY; CELL; REPRESENT:

DELAY; OCCUPY; EQUAL; AREA; SIGNAL; PROPAGATE

Class Codes

International Classification (Main): G06F-017/50

US Classification, Issued: 716017000, 716002000, 716006000

File Segment: EPI;
DWPI Class: T01; U11

Manual Codes (EPI/S-X): T01-J15A2; T01-S03; U11-G01

Computer-aided semiconductor integrated circuit designing method involves

defining memory cells representing delay circuits occupying equal area

and having different signal propagation delays

Alerting Abstract ...NOVELTY - A pair of memory cells with data representing pair of delay circuits occupying equal area on a semiconductor

substrate...

DESCRIPTION - An INDEPENDENT CLAIM is included for computer-readable medium

storing computer-aided semiconductor integrated circuit design
program

. . .

...ADVANTAGE - Allows designers to modify memory cells to represent delay circuits having different delay time periods and occupying equal area on

Title Terms.../Index Terms/Additional Words: MEMORY;

Original Publication Data by Authority

Original Abstracts:

...present invention provides a library of cells that can be stored in a

computer readable memory and used in the computer-aided design of integrated circuits. Some of the cells in...

...n- and p-channel transistors. If so, the delay of the circuit can be further modified by changing the size of this capacitor. These changes in

n-channel gate length and...

...to the area occupied by the unchanged circuit. Alternately, the library

could allow designers to modify the cells such that the circuits represented by the cells differ in delay time periods... Claims:

...than an area occupied by the first circuit; storing the first data cell

in a memory ;generating a second data cell comprising second data, wherein the second data represents a second delay circuit having a second signal...

 \dots larger than an area occupied by the second circuit; storing the second

data cell in memory; wherein the first signal propagation delay is
different than the second signal propagation delay; wherein the first
area

is equal in \mathtt{size} to the second area; andwherein the first delay circuit

comprises a first n -channel transistor coupled to a first p-channel transistor, wherein the second delay circuit comprises...

20/69,K/3 (Item 3 from file: 350)

DIALOG(R) File 350: Derwent WPIX

(c) 2007 The Thomson Corporation. All rts. reserv.

0010776794 - Drawing available

WPI ACC NO: 2001-391513/200142

Related WPI Acc No: 2001-292756; 2001-299954; 2001-316064; 2001-397489;

2001-397490; 2001-531184; 2001-584051; 2001-591121; 2001-591122;

2002-107614; 2002-373376; 2003-842470

XRPX Acc No: N2001-288060

CAN microcontroller that supports message objects, comprises processor core

that runs CAN application

Patent Assignee: KONINK PHILIPS ELECTRONICS NV (PHIG)

Inventor: BIRNS N E

Patent Family (1 patents, 25 countries)

Patent Application

 Number
 Kind
 Date
 Number
 Kind
 Date
 Update

 EP 1085719
 A2 20010321
 EP 2000203204
 A 20000915
 200142
 B

Priority Applications (no., kind, date): US 1999154022 P 19990915; US 2000630291 A 20000801

Patent Details

Number Kind Lan Pg Dwg Filing Notes

EP 1085719 A2 EN 28 12

Regional Designated States, Original: AL AT BE CH CY DE DK ES FI FR GB GR

IE IT LI LT LU LV MC MK NL PT RO SE SI

Alerting Abstract EP A2

NOVELTY - The CAN microcontroller comprises a processor core that

CAN application, message buffers associated with respective message objects, a CAN/CAL module that processes incoming messages including frames

and message object registers associate with each of the message objects.

USE - Supports message objects.

ADVANTAGE - Modifies the base address of the designated receive message

buffer by replacing the current base address with a new base address.
The

microcontroller handles a message buffer full condition in such a manner

that ensures no loss of data. Each incoming(received) CAN Frame is automatically stored; and when writing message data into a message buffer

, the address will be generated automatically.

DESCRIPTION OF DRAWINGS - The drawing illustrates a high-level, functional block diagram of the microcontroller.

Title Terms/Index Terms/Additional Words: CAN; SUPPORT; MESSAGE; OBJECT:

COMPRISE; PROCESSOR; CORE; RUN; APPLY

Class Codes

International Classification (Main): H04L-029/06
 (Additional/Secondary): G06F-015/00

File Segment: EPI;
DWPI Class: T01; W01

Manual Codes (EPI/S-X): T01-H07C1; T01-H07C5; W01-A06E1; W01-A06G2;

W01-A06X

Original Titles:

... Use of buffer -size mask in conjunction with address pointer to detect

buffer -full and buffer -rollover conditions in a can device that
employs

reconfigurable message buffers

Alerting Abstract \dots NOVELTY - The CAN microcontroller comprises a processor core that runs CAN application, message buffers associated with

respective message objects, a CAN/CAL module that processes incoming messages including frames...

...ADVANTAGE - Modifies the base address of the designated receive message buffer by replacing the current base address with a new base address. The microcontroller handles a message buffer full condition in

such a manner that ensures no loss of data. Each incoming(received) CAN Frame is automatically stored; and when writing message data into a message

buffer , the address will be generated automatically...

...DESCRIPTION OF DRAWINGS - The drawing illustrates a high-level, functional block diagram of the microcontroller.

Original Publication Data by Authority

Original Abstracts:

- ...objects, and that includes a processor core that runs CAN applications,
- a plurality of message buffers associated with respective ones of the

message objects, a CAN/CAL module that processes incoming messages that include a...

...and a plurality of message object registers associated with each of the

message objects, including at least one buffer size register that

contains a message buffer size value that specifies the size of

the message buffer associated with that message object, and at least one buffer location register that contains an address pointer

that points to an address of the storage location in the message ${\tt buffer}$

associated with that message object where the next data byte of the current incoming message is to be stored . The CAN/CAL module includes a

message handling function that transfers successive frames of the current incoming message to the message buffer associated with a selected

one of the message objects designated as a receive message object for
the

current incoming message an address pointer increment function that, in

response to a transfer of the current data byte to the message buffer

associated with the designated receive message object, increments the address pointer to the address of the storage location in that message buffer where the next data byte of the current incoming message is to be

 ${f stored}$. The CAN/CAL module further includes a frame status detection

function that detects whether or not the current frame of the current

incoming message is the final frame of the current incoming message, and a

buffer -status detection function that, each time that the address

pointer is incremented, retrieves the incremented address pointer value,

retrieves the message buffer size value from the at least one buffer size register associated with the designated receive message object, and decodes the retrieved message buffer size value into

a buffer -size mask, and determines a message buffer -fullness status

of the ${\tt message}$ buffer associated with the designated ${\tt receive}$ ${\tt message}$

object using the retrieved incremented address pointer value and the ${\tt buffer}$ -size mask.

Claims:

...of message objects, comprising: a processor core that runs CAN applications; a plurality of message buffers associated with respective

ones of the message objects; a CAN/CAL module that processes incoming messages that include a plurality of...

...bytes; a plurality of message object registers associated with each of

the message objects, including: at least one buffer size register

that contains a message buffer size value that specifies the size of the message buffer associated with that message object;

, at least one buffer location register that contains an address $\dot{}$

pointer that points to an address of the storage location in the message

buffer associated with that message object where the next data byte of the

current incoming message is to be stored; wherein the CAN/CAL module

includes : a message handling function that transfers successive
frames

of the current incoming message to the message buffer associated with a

selected one of the message objects designated as a receive message
object

for the current incoming message; an address pointer increment function

that, in response to a transfer of the current data byte to the message buffer associated with the designated receive message object, increments

the address pointer to the address of the storage location in that message buffer where the next data byte of the current incoming message

is to be stored; a frame status detection $\mbox{\it function}$ that detects whether

or not the current frame of the current incoming message is the final frame

of the current incoming message; and, a buffer -status detection function that: each time that the address pointer is incremented, retrieves the incremented address pointer value, retrieves the message buffer size value from the at least one buffer size register

associated with the designated receive message object, and decodes the
retrieved message buffer size value into a buffer - size
mask

 ${f comprised}$ of ${f a}$ plurality ${f x}$ of bits, where ${f x}$ is equal to a prescribed

number of allowable buffer sizes, and wherein y bits of the buffer -size mask have a first logic state and the remaining x-y bits

second logic state, where 2y equals the retrieved message buffer size value, in terms of number of bytes; and, determines a message buffer

-fullness status of the message buffer associated with the designated receive message object using the retrieved incremented address pointer

value and the message buffer -size mask.

20/69,K/4 (Item 4 from file: 350)

DIALOG(R) File 350: Derwent WPIX

(c) 2007 The Thomson Corporation. All rts. reserv.

0008719942 - Drawing available

WPI ACC NO: 1998-260871/199823

XRPX Acc No: N1998-205698

Graphic system with colour space double buffering function - writes pixel data with predetermined number of bits or with half of predetermined

number of bits into pixel location or moiety of pixel location in frame buffer

Patent Assignee: 3DLABS INC LTD (THRE-N)

Inventor: HUXLEY P

Patent Family (1 patents, 1 countries)
Patent Application

 Number
 Kind
 Date
 Number
 Kind
 Date
 Update

 US 5742796
 A 19980421
 US 1995409748
 A 19950324
 199823
 B

Priority Applications (no., kind, date): US 1995409748 A 19950324

Patent Details

Number Kind Lan Pg Dwg Filing Notes US 5742796 A EN 43 6

Alerting Abstract US A

The graphic system includes one or more processors which receive commands from an input. Based on the received commands, the processors

computes traffic information and writes pixel data into a frame buffer

The processors are programmed in such a way that they write pixel

with predetermined number of bits into the pixel location of frame buffer

or write, pixel data with half of the predetermined number of bits into a

moiety of bits of the pixel location or write pixel data with half or less

than the predetermined number of bits into two moieties of the pixel locations of the frame buffer .

A colour look up unit is provided which operates in two modes. In the first mode, predetermined number of bits from multiple location of frame

buffer is read and display colours are generated. In the second mode, bits

from the moieties are read and accordingly display colours are generated.

USE - In e.g. computer graphics and animation system of frame **buffer** e.g. for workstation, arcade games, high end simulators, and stereoscopic

graphics.

ADVANTAGE - Saves memory space. Reduces calculation error.

Title Terms/Index Terms/Additional Words: GRAPHIC; SYSTEM; COLOUR; SPACE;

DOUBLE; BUFFER; FUNCTION; WRITING; PIXEL; DATA; PREDETERMINED;

```
; BIT; HALF; LOCATE; MOIETY; FRAME
Class Codes
International Classification (Main): G06F-015/16
US Classification, Issued: 395502000, 395509000, 395519000, 345189000,
  345199000
File Segment: EPI;
DWPI Class: T01
Manual Codes (EPI/S-X): T01-C04D; T01-J10B3B; T01-J12B
Graphic system with colour space double buffering function - ...
... of predetermined number of bits into pixel location or moiety of
pixel
location in frame buffer
Original Titles:
Graphics system with color space double buffering .
 Alerting Abstract ... The graphic system includes one or more
processors
which receive commands from an input. Based on the received commands
the processors computes traffic information and writes pixel data into
frame buffer . The processors are programmed in such a way that they
write pixel data with predetermined number of bits into the pixel
location
of frame buffer or write, pixel data with half of the predetermined
number of bits into a moiety...
...the predetermined number of bits into two moieties of the pixel
locations of the frame buffer .
...two modes. In the first mode, predetermined number of bits from
multiple
location of frame buffer is read and display colours are generated.
the second mode, bits from the moieties...
... USE - In e.g. computer graphics and animation system of frame
buffer
e.g. for workstation, arcade games, high end simulators, and
stereoscopic
graphics...
...ADVANTAGE - Saves memory space. Reduces calculation error.
Title Terms.../Index Terms/Additional Words: BUFFER; ...
... FUNCTION ;
Original Publication Data by Authority
```

NUMBER

Original Abstracts:

A graphics subsystem which permits single buffered windows to exist in

a double buffered system. Thus ALL the pixels on the screen are ultimately double buffered , but the single buffered should not appear

to be double buffered. To support the single buffered windows, certain write operations are modified to write the same half-

word of data into both the front and back half-words of an addressed
location. This permits non-double buffered windows to remain correct
when the RAMDAC(TM) is manipulated to swap buffers. >

A graphics system, comprising:one or more processor units connected to receive commands from an input, to perform graphics computations, and

to write pixel data into a frame buffer ; said frame buffer having a

predetermined number of data bits per pixel; wherein said processor
units

are programmable to selectably perform operations which include
writing

pixel data with said predetermined number of bits into pixel
locations of said frame buffer , orwriting pixel data with half or
fewer

of said predetermined number of bits into a moiety of the bits of pixel

locations of said frame buffer , orwriting pixel data with half or fewer

of said predetermined number of bits identically into two moieties of

the bits of pixel locations of said frame buffer.>

20/69,K/5 (Item 5 from file: 350)

DIALOG(R) File 350: Derwent WPIX

(c) 2007 The Thomson Corporation. All rts. reserv.

0008313969 - Drawing available

WPI ACC NO: 1997-425252/199739

XRPX Acc No: N1997-354191

Non-volatile semiconductor memory apparatus, e.g. flash EEPROM, with

latch - has latches which support programming and reading of sectors in memory cell array and are accessible to microcontroller

Patent Assignee: INTEGRATED SILICON SOLUTION INC (INTE-N); NEXCOM TECHNOLOGY INC (NEXC-N)

Inventor: BAJWA A A; GANNAGE M E; WONG D K; WONG W K

Patent Family (4 patents, 72 countries)

Patent	_		Application				
Number	Kind	Date	Number	Kind	Date	Update	
WO 1997030452	A1	19970821	WO 1997US1567	A	19970214	19973 9	В
AU 199719527	Α	19970902	AU 199719527	Α	19970214	199751	E
US 5724303	A	19980303	US 1996601963	Α	19960215	199816	E
US 5862099	A	19990119	US 1996601963	А	19960215	199911	E
			US 1997939785	A	19970929		

Priority Applications (no., kind, date): US 1997939785 A 19970929; US 1996601963 A 19960215

Patent Details

Pq Dwg Filing Notes Kind Lan

WO 1997030452 15 Al EN

National Designated States, Original: AL AM AT AU AZ BA BB BG BR BY CA

CN CU CZ DE DK EE ES FI GB GE HU IL IS JP KE KG KP KR KZ LC LK LR LS LT

LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK TJ TM TR TT UA

UG UZ VN

Regional Designated States, Original: AT BE CH DE DK EA ES FI FR GB GR

IT KE LS LU MC MW NL OA PT SD SE SZ UG

AU 199719527 Α EN Based on OPI patent WO 1997030452 US 5724303 Α EN 10

EN

US 5862099 Continuation of application US Α 1996601963

Continuation of patent US 5724303

Alerting Abstract WO A1

The apparatus includes several page latches and a memory array.

latch can be loaded and read through a data node coupled to it. The

array has several cells coupled in groups to respective column lines.

The column lines are coupled to the page latches. Each of the page latches is a single stage. Alternatively, each of the page latches

a master stage and a slave stage. Each of the master stages can be

and written to through a data node coupled to it. Each of the slave nodes

can be loaded from a respective master stage and read through a data node

USE/ADVANTAGE - For use in e.g. micro-controller where use of external

SRAM is not desired. Supports functions normally supported by SRAM, e.g.

SRAM scratch pad. Increased speed in read-modify, write operation.

Title Terms/Index Terms/Additional Words: NON; VOLATILE; SEMICONDUCTOR;
 MEMORY; APPARATUS; FLASH; EEPROM; PAGE; LATCH; SUPPORT; PROGRAM;
READ:

SECTOR; CELL; ARRAY; ACCESS

Class Codes

International Classification (Main): G11C-007/00
US Classification, Issued: 365238500, 365185230, 365189050, 365230080,
 365238500, 365185230, 365189050

File Segment: EPI; DWPI Class: U13; U14

Manual Codes (EPI/S-X): U13-C04B2; U14-A03B7; U14-A07; U14-A08

Non-volatile semiconductor memory apparatus, e.g. flash EEPROM, with page

latch...

...has latches which support programming and reading of sectors in memory

cell array and are accessible to microcontroller

Original Titles:

Non-volatile programmable memory having an SRAM capability...

...Non-volatile programmable memory having a buffering capability and method of operation thereof...

Alerting Abstract ... The apparatus includes several page latches and

memory array. Each latch can be loaded and read through a data node coupled to it. The memory array has several cells coupled in groups to

respective column lines...

...use in e.g. micro-controller where use of external SRAM is not desired.

Supports functions normally supported by SRAM, e.g. SRAM scratch pad. Increased speed in read-modify, write operation.

Title Terms.../Index Terms/Additional Words: MEMORY ; ...

... PROGRAM ;

Original Publication Data by Authority

Original Abstracts:

A computer system includes a computing device such as a microcontroller

and

a memory device. The memory device is illustratively a serial device

connected to the serail port of the microcontrollerThe memory device includes a page latch load circuit which provides serial I/O to the microcontroller and transfers I/O...

...to/from the page latches. Page latches are connected over many bit lines

to a memory cell array. The page latches not only supports programming

and reading of sectors in the memory cell array, but also provides

or more of the following functions: directly accessable to the microcontroller as an SRAM scratch pad, directly loadable from the memory

cell array to facilitate single byte "read-modify - write " operations,

and loadable during programming operations to support real time applications...

 \dots A computer system includes a computing device such as a microcontroller

and a memory device. The memory device is illustratively a serial device connected to the serial port of the microcontroller. The memory

device includes a page latch load circuit which provides serial I/O
to

the microcontroller and transfers I/O bits in a predetermined order to/from

the page latches. Page latches are connected over many bit lines to a memory cell array. The page latches not only supports programming and

reading of sectors in the memory cell array, but also provides one or more of the following functions: directly accessible to the microcontroller as an SRAM scratch pad, directly loadable from the memory cell array to facilitate single byte "read-modify - write" operations, and loadable during programming operations to support real

time applications...

...A memory device comprising a page latch load circuit (122) which provides serial I/O to the microcontroller (110) and transfers I/O bits

in a predetermined order to/from the page latches (124). Page latches (124)

are connected over many bit lines to a **memory** cell array (126). The page

latches (124) not only support programming and reading of sectors in

memory cell array (126), but also provide one or more of the following
functions: directly accessible to the microcontroller as an SRAM
scratch

pad, directly loadable from the memory cell array to facilitate single

byte "read- modify - write " operations, and loadable during programming

operations to support real time applications.

Claims:

A non-volatile programmable memory integrated comprising:a

plurality of data input/output ("I/O") nodes; a plurality of page latches...

...bit lines respectively coupled to the page latches; a plurality of

lines; anda memory array having a plurality of non-volatile erasableprogrammable memory cells coupled to respective pairs of the word lines and bit lines .

... A memory integrated circuit responsive to externally furnished

addresses for storing or furnishing data, comprising:a memory array having a plurality of non-volatile erasable- programmable cells selectively accessible in groups of a common based on

the memory addresses; a high voltage circuit coupled to the

array; anda first buffer having at least a number of storage positions corresponding to the size of the groups, the storage

being loadable and readable externally of the memory independently

the memory array and available internally to the memory for transferring data to the memory array.

20/69,K/6 (Item 6 from file: 350)

DIALOG(R)File 350:Derwent WPIX

(c) 2007 The Thomson Corporation. All rts. reserv.

0008183483 - Drawing available

WPI ACC NO: 1997-286424/199726

XRPX Acc No: N1997-237141

Character generator used for generating multi-lingual text sequences - performs expansion and reduction and rotary processing on selected component data to be synthesised subsequently

Patent Assignee: SHARP KK (SHAF)

Inventor: FUJISAWA M; HASEGAWA S; IMAKI Y; IMASHIRO Y; ITO A; ITO M; KONYA

M; SHIGI Y; SHIKI Y

Patent Family (8 patents, 5 countries)

Patent			Application				
Number	Kind	Date	Number	Kind	Date	Update	
JP 9106271	A	19970422	JP 1995265263	A	19951013	199726	В
TW 322552	A	19971211	TW 1996111785	A	19960926	199813	E
KR 1997022948	A	19970530	KR 199645587	A	19961012	199823	E
US 5771035	A	19980623	US 1996729427	A	19961011	199832	E
KR 227585	В1	19991101	KR 199645587	А	19961012	200110	E
CN 1157979	A	19970827	CN 1996122844	A	19961011	200140	E
JP 3344188	B2	20021111	JP 1995265263	А	19951013	20028 0	E
CN 1099096	С	20030115	CN 1996122844	А	19961011	2005 32	E
Priority Applications (no., kind, date): JP 1995265263 A 19951013							

Patent Details

Number	Kind	Lan	Рg	Dwg	Filing Notes	
JP 9106271	А	JA	16	34		
TW 322552	A	ZH				
JP 3344188	B2	JA	15		Previously issued patent	JΡ
09106271						

Alerting Abstract JP A

The character generator has a character data memory (19) in which standard character data and the style of the text are stored. The component

data for assembly is stored in the component data memory (20). The test

style attribute memory is referred by the style recognition unit
based on

the text style code and character code input through a keyboard (11).

The angle of the stroke is obtained corresponding to the length of the processing element.

Then the text style attribute memory is referred to and the expansion,

reduction and rotary processing are performed on selected component
data.

The data synthesis module (26) forms the character data obtained by combining the selected components.

ADVANTAGE - Realizes multiple text style. Imports natural impression. Prevents interference between stroke and data components. Performs reduction processing suitable for selected character length.

Title Terms/Index Terms/Additional Words: CHARACTER; GENERATOR; GENERATE;

MULTI; LINGUAL; TEXT; SEQUENCE; PERFORMANCE; EXPAND; REDUCE; ROTATING;

PROCESS; SELECT; COMPONENT; DATA; SYNTHESIS; SUBSEQUENT

Class Codes

International Classification (Main): G06F-017/21, G09G-005/22, G09G-005/24,

G09G-005/28

(Additional/Secondary): B41J-005/44

US Classification, Issued: 345143000, 345142000, 345471000

File Segment: EngPI; EPI;
DWPI Class: T01; P75; P85

Manual Codes (EPI/S-X): T01-J10B2; T01-J10C

Alerting Abstract \dots The character generator has a character data memory \dots

(19) in which standard character data and the style of the text are stored. The component data for assembly is stored in the component data memory (20). The test style attribute memory is referred by the style

recognition unit based on the text style code and character code input

through a keyboard (11). The angle of the stroke is obtained corresponding

to the ...

...Then the text style attribute memory is referred to and the expansion,

reduction and rotary processing are performed on selected component...

Original Publication Data by Authority

Original Abstracts:

...process-target element belongs, by referring to a font attribute storage

based on a font code and character number specified from a keyboard. A

paste component data modifier performs scaling up/ down processing
and

rotation processing with the selected paste component data by referring to

the font ...

Claims:

- ...a shape of the target portion, the character generation device comprising:font attribute storage for **storing** font attributes **including**
- a font code indicative of a font, a font name, a basic font
 code

indicating a font that serves as a basis of the pertinent font, a component code indicating a component to be used for generation of the

font, and modification information for generating the font; character data storage for storing character data representing the shape of a character in the basic font; component data storage...

...character in the basic font based on the read-out character data; a component data modifier for reading out, from the component data storage,

component data to be used for the generation of the new font specified

from the input section with reference to the font attributes, and modifying the read-out component data based on the shape of the target portion so that size and disposition of the component to be used matches

the shape of the target portion; anda data synthesizer for generating

'character data of a character in the specified...

...data of the basic font read out by the shape recognizer and the component data modified by the component data modifier.>

20/69,K/7 (Item 7 from file: 350)

DIALOG(R) File 350: Derwent WPIX

(c) 2007 The Thomson Corporation. All rts. reserv.

0007807996 - Drawing available

WPI ACC NO: 1996-435879/199644

XRPX Acc No: N1996-367282

Packet switched cache coherent multiprocessor system - includes module

which interconnects main memory and sub-systems in accordance with interconnect control signal received from system controller

Patent Assignee: SUN MICROSYSTEMS INC (SUNM)

Inventor: COFFIN L F; EBRAHIM Z; KOHN L; LESLIE K; NISHTALA S; NORMOYLE
K:

VAN L W C; VAN LOO W C

Patent Family (5 patents, 7 countries)

Patent			Application				
Number	Kind	Date	Number	Kind	Date	Update	
EP 735486	A1	19961002	EP 1996302150	A	19960328	199644	В
JP 9101943	A	19970415	JP 199678714	Α	19960401	199725	E
US 5634068	A	19970527	US 1995415175	Α	19950331	1997 27	E
EP 735486	В1	20030625	EP 1996302150	A	19960328	200349	E
DE 69628778	E	20030731	DE 69628778	A	19960328	200357	E
			EP 1996302150	. A	19960328		

Priority Applications (no., kind, date): EP 1996302150 A 19960328; US 1995415175 A 19950331

Patent Details

Number Kind Lan Pg Dwg Filing Notes

EP 735486 A1 EN 88 18

Regional Designated States, Original: DE FR GB IT NL SE

JP 9101943 A JA 87 US 5634068 A EN 70

EP 735486 B1 EN

Regional Designated States, Original: DE FR GB IT NL SE

DE 69628778 E DE Application EP 1996302150

18

Based on OPI patent EP 735486

Alerting Abstract EP A1

The system has a number of sub-systems and a main memory coupled to

system controller. A data-path interconnects the main memory and the sub-systems in accordance with interconnect control signals received from

the system controller. A number of the sub-systems have data processor which have respective chance memory that stores multiple blocks of data

and a set of master cache tags (Etags) including one tag for each
data

block stored by the cache memory .

The sub-systems include a port that transmits and receives data as data

packets of a fixed size equal in size to each data block. The data

path and each port has a data path width smaller than the data block.

The

processors include a master interface, coupled to the system controller

ADVANTAGE - Minimises memory access latency to maximise computational throughput.

Title Terms/Index Terms/Additional Words: PACKET; SWITCH; CACHE; COHERE:

MULTIPROCESSOR; SYSTEM; MODULE; INTERCONNECT; MAIN; MEMORY; SUB; ACCORD

; CONTROL; SIGNAL; RECEIVE

Class Codes

International Classification (Main): G06F-012/08, G06F-013/00, G06F015/163

(Additional/Secondary): G06F-015/16

US Classification, Issued: 395800000, 395468000, 395200150, 364230000, 364241800, 364260000, 364DIG001

File Segment: EPI;
, DWPI Class: T01

Manual Codes (EPI/S-X): T01-H03A

Packet switched cache coherent multiprocessor system...

...includes module which interconnects main memory and sub-systems in accordance with interconnect control signal received from system controller

Original Titles:

Paketvermitteltes cachekohaerentes Multiprozessorsystem...

- ... Packet switched cache coherent multiprocessor system...
- ... Paketvermitteltes cachekoharentes Multiprozessorsystem...
- ...Packet switched cache coherent multiprocessor system...
- ...PACKET EXCHANGE-TYPE CACHE COHERENT MULTI-PROCESSOR SYSTEM...
- ... Packet switched cache coherent multiprocessor system.

Alerting Abstract \dots The system has a number of sub-systems and a main

memory coupled to a system controller. A data-path interconnects the
main

memory and the sub-systems in accordance with interconnect control
signals

received from the system controller. A number of the sub-systems have data

processor which have respective chance memory that stores multiple
blocks

of data and a set of master cache tags (Etags) including one tag for each

data block stored by the cache memory .

...systems include a port that transmits and receives data as data packets

of a fixed size equal in size to each data block. The data path and

each port has a data path width...

...ADVANTAGE - Minimises memory access latency to maximise computational throughput.

Title Terms.../Index Terms/Additional Words: CACHE ; ...

... MEMORY ;

Original Publication Data by Authority

Original Abstracts:

A multiprocessor computer system has a multiplicity of sub-systems and a

main memory coupled to a system controller. An interconnect module, interconnects the main memory and sub-systems in accordance with interconnect control signals received from the system controller. All of

the sub-systems include a port that transmits and receives data as data packets of a fixed size . At least two of the sub-systems are

data processors, each having a respective cache memory and a
respective set of master cache tags (Etags), including one
cache

tag for each data block stored by the cache memory . The system
controller maintains a set of duplicate cache tags (Dtags) for
each

of the data processors. The data processors each include master cache logic for updating the master cache tags, while the system controller

includes logic for updating the duplicate cache tags. Memory
transaction

request logic simultaneously looks up the second cache tag in
each

of the sets of duplicate cache tags corresponding to the memory transaction request. It then determines which one of the cache memories and main memory to couple to the requesting data processor

based on the second cache states and the address tags stored in the corresponding second cache tags. Duplicate cache update logic simultaneously updates all of the corresponding second cache tags in

accordance with predefined cache tag update criteria.

...A multiprocessor computer system has a multiplicity of sub-systems and a

main memory coupled to a system controller. An interconnect module,
interconnects the main memory and sub-systems in accordance with

interconnect control signals received from the system controller. All of

the sub-systems include a port that transmits and receives data as data packets of a fixed size . At least two of the sub-systems are data

processors , each having a respective cache memory and a
respective

set of master cache tags (Etags), including one cache tag for each

 ${f data}$ block stored by the ${f cache}$ memory . The system controller maintains

a set of duplicate cache tags (Dtags) for each of the data processors.

The data processors each include master cache logic for updating the master cache tags, while the system controller includes logic for updating the duplicate cache tags. Memory transaction request logic

simultaneously looks up the second cache tag in each of the sets of
duplicate cache tags corresponding to the memory transaction
request.

It then determines which one of the cache memories and main memory

to couple to the requesting data processor based on the second cache states and the address tags stored in the corresponding second cache tags. Duplicate cache update logic simultaneously updates all of

the corresponding second cache tags in accordance with predefined
cache tag update criteria. >
Claims:

...a system controller;</br> a multiplicity of sub-systems coupled to
the

system controller;</br> a main memory coupled to said system
controller; and</br> a datapath , coupled to said system controller,
interconnecting said main memory and said sub-systems in accordance
with

interconnect control signals received from said system
controller;

a plurality of said sub-systems comprising data processors, at least one of

said data processors having a respective cache memory that stores multiple blocks of data and a set of master cache tags (Etags), including one Etag for each data block stored by said cache memory;</br>
;</br>
 at least one of said sub-systems including a port that transmits and receives data as data packets of a fixed size equal

in size to said each data block; said datapath and each said port
having a datapath width smaller than said each data block;</br>
said

at least one of said data processors including a master interface,

coupled to said system controller, for sending memory transaction requests to said system controller and for receiving cache access requests from said system controller corresponding to memory transaction requests by other ones of said data processors;</br>

system controller including memory transaction request logic for processing each said memory transaction request by a requesting one

of

said data processors , for determining which one of said cache
memories

and main memory to couple to the requesting data processor, for
sending

corresponding interconnect control signals to said datapath so as to

couple the requesting data processor to said determined one of said

memories and main memory , and for sending a reply message to said
requesting data processor to prompt said requesting data processor
to

transmit/receive one data packet to/from said determined one of said cache

memories and main memory .

...wobei mehrere der Subsysteme Datenprozessoren (102) umfassen, und wobei

mindestens einer der Datenprozessoren einen entsprechenden Cache - Speicher

(130) hat, in dem mehrere Datenblocke und ein Satz Master- Cache -Tags (132) gespeichert werden, die fiir jeden im Cache -Speicher gespeicherten

Datenblock ein Master- Cache -Tag beinhalten,</br> wobei zumindest eines

der Subsysteme einen Port (104) umfasst, der Daten in Form von Datenpaketen einer festgelegten Grosse ubertragt und empfangt, wobei die

Grosse der Datenpakete der Grosse der **genannten** mehreren Datenblocken

entspricht, und wobei der Datenweg und jeder der Ports eine Datenwegbreite haben, die...

...umfasst, uber das Speichertransaktionsanforderungen an den System-Controller verschickt und entsprechend den Speichertransaktionsanforderungen anderer Datenprozessoren Cache -Zugriffsanforderungen vom System-Controller empfangen werden,</br>

der System-Controller (110) eine Speichertransaktionsanforderungslogik beinhaltet, die...

...Speichertransaktionsanforderung eines anfordernden Datenprozessors (102)

verarbeitet wird, dass sie bestimmt, welcher aus der Menge der Cache
-Speicher (130) und des Hauptspeichers (108) mit dem anfordernden
Datenprozessor verbunden werden soll, dass sie entsprechende
Verbindungs-Steuersignale an den Datenweg verschickt, so dass der
anfordernde Datenprozessor mit dem bestimmten Cache -Speicher oder dem
Hauptspeicher verbunden wird, und dass sie eine Antwortnachricht an
den

anfordernden Datenprozessor verschickt, durch die der anfordernde Datenprozessordazu aufgefordert wird, ein Datenpaket an den bestimmten Cache -Speicher oder den Hauptspeicher zu ubertragen oder von diesen zu

empfangen,</br> wobei der System-Controller (110) fur jeden der Datenprozessoren (102) einen Cache -Tag-Zweitsatz (134) beinhaltet, wobei

der Cache -Tag-Zweitsatz fur jeden Datenprozessor eine gleiche Anzahl duplizierter Cache -Tags umfasst wie der entsprechende Satz von Master-

Cache -Tags (132),</br> wobei jedes Master- Cache -Tag einen Master-Cache -Tag- Cache -Zustand und ein Adress-Tag bezeichnet, und die den

jeweiligen Master- Cache -Tags entsprechenden duplizierten Cache -Tags
einen Zustand des duplizierten Cache -Tags und das gleiche AdressTag

wie das entsprechende Master- Cache -Tag bezeichnen,</br>
wobei die Datenprozessoren (102) jeweils eine Master - Cache -Logik fur das Aktualisieren der Master- Cache -Tags beinhalten,</br>
System-Controller (110) eine Cache -Logik fur die duplizierten Cache

-Tags beinhaltet, durch die die duplizierten Cache -Tags so aktualisiert

werden , dass in den duplizierten Cache -Tags Zustande der duplizierten

Cache -Tags und Adress-Tags gespeichert werden, die den in den Master-

Cache -Tags gespeicherten Master- Cache -Tag-Zustanden und Adress - Tags

entsprechen, und wobei die SpeichertransaktionsAnforderungslogik

eine Logik fur das Prufen der duplizierten Cache -Tags umfasst, die zeitgleich die duplizierten Cache -Tags in jedem der den Speichertransaktionsanforderungen entsprechenden duplizierten Cache -Indizes liest und aufgrund der in den entsprechenden duplizierten Cache

- Tags gespeicherten Zustande der duplizierten Cache - Tags und Adress-Tags bestimmt, welcher aus der Menge der Cache - Speicher (130) und

des Hauptspeichers (108) mit dem anfordernden Datenprozessor verbunden

werden soll, sowie eine Logik fur das Aktualisieren der duplizierten
Cache -Tags, durch die zeitgleich alle entsprechenden duplizierten
Cache -

Tags gemass den vorab definierten Cache - Tag - Aktualisierungskriterien

so konfiguriert ist , dass</br> entweder der Master- Cache -Tag-Zustand

 $\hbox{\it aus dem Zustandsmuster, das im Wesentlichen aus den Zustanden } \hbox{\it Exklusiv}$ und

Modifiziert (M), Gemeinsam und Modifiziert (O), Exklusiv und Nicht Modifiziert (E), Gemeinsam und Nicht Modifiziert (S) und Ungultig (I) besteht, ausgewahlt wird, und der Zustand des duplizierten Cache - Tags

aus dem Zustandsmuster, das im Wesentlichen aus Exklusiv und
Modifiziert

- (M), Gemeinsam und Modifiziert (O), Gemeinsam und Nicht Modifiziert
- (S) und Ungultig (I) besteht, ausgewahlt wird, oder</br>

Hauptspeicher (108) ein reflektierender Speicher ist, und der Master-

Cache -Tag- Zustand aus dem Zustandsmuster ausgewahlt wird, das im Wesentlichen aus Exklusiv und Modifiziert (M), Exklusiv und Nicht Modifiziert (E), Gemeinsam und Nicht Modifiziert (S) und Ungultig (I)

besteht, und der Zustand des duplizierten Cache -Tags aus dem Zustandsmuster ausgewahlt wird, das im Wesentlichen aus Exklusiv und Modifiziert (M), Gemeinsam und Nicht Modifiziert (S) und Ungultig (I)

besteht,</br>
 dass der in den duplizierten Cache -Tags gespeicherte Zustand des duplizierten Cache -Tags nie den Zustand Exklusiv und Nicht

Modifiziert (E) anzeigt , und dass,</br> wenn jeder Datenprozessor (102) Daten modifiziert , die in seinem Cache -Speicher (130) in einer

Cache -Line gespeichert sind, deren Master- Cache - Tag dadurch vom
E-Zustand zum M-Zustand wechselt, der Datenprozessor keine
entsprechende

Transaktionsanforderung generiert und das entsprechende duplizierte Cache -Tag unverandert in einem Zustand des duplizierten Cache -Tags verbleibt, der dem M -Zustand gleich ist.

A computer system, comprising:a system controller (110);a multiplicity of sub-systems (102) coupled to the system controller; anda

main memory (108) coupled to said system controller; a datapath (112),
coupled to said system controller, interconnecting said main memory
and

said sub-systems in accordance with interconnect control signals
received

from said system controller...

...systems comprising data processors (102), at least one of said data processors having a respective cache memory (130) that stores multiple

blocks of data and a set of master cache tags (132), including one master cache tag for each data block stored by said cache memory; at

least one of said sub -systems including a port (104) that transmits and

receives data as data packets of a fixed size equal in size to said

each data block, said data path and each said port having a datapath
width

smaller than said each data block; said at least one of said data processors (102) including a master interface (150), coupled to said

system controller, for sending memory transaction requests to said system controller and for receiving cache access requests from said system controller corresponding to memory transaction requests by other

ones of said data processors; said system controller (110) including

memory transaction request logic arranged to process each said memory transaction request by a requesting one of said data processors (102), to

determine which one of said cache memories (130) and main memory (108) tocouple to the requesting data processor, to send corresponding interconnect control signals to said datapath so as to couple the requesting data processor to said determined one of said cache memories

and main memory , and to send a reply message to said requesting data
processor to prompt said requesting data processor to
transmit/receive

one data packet to/from said determined one of said cache memories and main memory; said system controller (110) including a set of duplicate cache tags (134) for each of said data processors (102), said

set of duplicate cache tags for each data processor having an equal number of duplicate cache tags as the corresponding set of master cache tags (132); each master cache tag denoting a master cache tag

cache state and an address tag; the duplicate cache tag
corresponding to

each master cache tag denoting a duplicate cache tag state0 and
the

 ${\tt same}$ address tag as the corresponding master cache tag; said data processors (102) each including master cache logic for updating said

master cache tags; said system controller (110) including duplicate cache tag cache logic for updating said duplicate cache tags so as to

store in said duplicate cache tags duplicate cache tag states
and

address tags corresponding to $\ensuremath{\text{said}}$ master $\ensuremath{\text{cache}}$ tag states and address

tags stored in said master cache tags; andsaid memory transaction request logic including duplicate cache tag inspection logic for simultaneously looking up the duplicate cache tag in each of said duplicate cache indices corresponding to said each memory transaction

request and for determining which one of said cache memories (130)

and main memory (108) to couple to the requesting dataprocessor based

on said duplicate cache tag states and said address tags stored in said corresponding duplicate cache tags, and duplicate cache tag update logic for simultaneously updating all of said corresponding duplicate cache tags in accordance with predefined cache tag update criteria, characterised in that the system is arranged such that:either said master cache tag state is selected from the set of states consisting essentially of Exclusive Modified (M), Shared Modified (O), Exclusive Clean (E), Shared Clean (S), and Invalid (I),

and said duplicate cache tag state is selected from the set of
states

consisting essentially of Exclusive Modified (M), Shared Modified (O), Shared Clean (S), and Invalid (I) or said main memory (108) is a

reflective memory, said master cache tag state is selected from the

set of states consisting essentially of Exclusive Modified (M),
Exclusive Clean (E), Shared Clean (S), and Invalid (I) and said

duplicate

cache tag state is selected from the set of states consisting essentially of Exclusive Modified (M), Shared Clean (S), and Invalid

(I); said duplicate cache tag state stored in said duplicate cache tags

never indicates said Exclusive Clean (E) state; andwhen each data processor (102) modifies data stored in its cache memory (130) in

 \boldsymbol{a} cache line whose master cache tag thereby transitions from \boldsymbol{said} $\boldsymbol{\epsilon}$

state to said M state, said data processor does not generate a
corresponding transaction request and the corresponding duplicate
cache

tag remains unchanged with a duplicate cache tag state equal to $\ensuremath{\mathbf{said}}$ $\ensuremath{\mathbf{M}}$ state.

Systeme d' ordinateur , comprenant :un controleur de systeme

(110); une multiplicite de sous-systemes (102) couples au controleur de

systeme; etune memoire centrale (108) couplee au controleur de systeme; une

voie de donnees (112), couplee au controleur de systeme, interconnectant

la memoire centrale et les sous-systemes conformement a des signaux
de

commande d'interconnexion recus du controleur de systeme;une pluralite
des

sous-systemes comprenant des processeurs...

...voie de donnees et chaque port ayant une largeur de voie de donnees inferieure a chaque bloc de donnees; l'au moins un processeur de donnees

(102) incluant une interface principale...

...au processeur de donnees demandeur, pour envoyer vers la voie de donnees

des signaux de commande d'interconnexion correspondants, afin de coupler

le processeur de donnees demandeur a la memoire determinee...

...de l'ensemble correspondant d'etiquettes d'antememoire principales (132); chaque etiquette d'antememoire principale indiquant un etat d'antememoire d'etiquette d'antememoire principale et une etiquette d'adresse; l...

...etiquette d'antememoire principale est selectionne parmi l'ensemble d'etats consistant fondamentalement en Exclusif Modifie (M), Partage Modifie (O), Exclusif Propre (E), Partage Propre (S), et Invalide (I),

l'etat d'etiquette d'antememoire dupliquee est selectionne parmi l'ensemble

d'etats consistant essentiellement en Exclusif Modifie (M), Partage Modifie (O), Partage Propre (S) et Invalide (I), soitla memoire principale

(108) est une memoire...

...etiquette d'antememoire principale est selectionne parmi l'ensemble d'etats consistant essentiellement en Exclusif Modifie (M), Exclusif Propre (E), Partage Propre (S) et Invalide (I), et l'etat d'etiquette d'antememoire dupliquee est selectionne parmi l'ensemble d'etats consistant

essentiellement en Exclusif Modifie (M), Partage Propre (S) et Invalide

(I); l'etat d'etiquette d'antememoire dupliquee stocke...

 \dots n'indique jamais l'etat Exclusif Propre (E); etlorsque chaque processeur

de donnees (102) modifie les donnees stockees dans son antememoire

(130), dans une ligne d'antememoire dont l'etiquette d'antememoire principale accomplit ainsi une transition de l'etat E vers l'etat M, le processeur de donnees ne genere pas une requete de transaction correspondante, et l'etiquette d'antememoire dupliquee correspondante reste

inchangee, avec un...

...egal a l'etat M.

A computer system, comprising:a system controller;a multiplicity of sub-systems coupled to the system controller;a main memory coupled to said system controller; anda datapath, coupled to said system controller.

interconnecting said main memory and said sub-systems in accordance
with

interconnect control signals received from said system controller...

...sub-systems comprising data processors, at least one of said data processors having a respective cache memory that stores multiple blocks

of data and a set of master cache tags (Etags), including one Etag

each data block stored by said cache memory; at least one of said sub-systems including a port that transmits and receives data as data packets of a fixed size equal in size to said each data block; said

datapath and each said port having a datapath width...

...of said data processors including a master interface, coupled to said

 $\ensuremath{\mathsf{system}}$ controller, for sending $\ensuremath{\mathsf{memory}}$ transaction requests to $\ensuremath{\mathsf{said}}$ $\ensuremath{\mathsf{system}}$

controller and for receiving cache access requests from said system controller corresponding to memory transaction requests by other ones of

said data processors; said system controller including memory transaction request logic for processing each said memory transaction request by a requesting one of said data processors, for determining which

one of said cache memories and main memory to couple to the requesting data processor, for sending corresponding interconnect control signals to said datapath so as to couple the requesting data processor to said determined one of said cache memories and main memory, and for sending a reply message to said requesting data

processor

to prompt said requesting data processor to transmit/receive one data packet to /from said determined one of said cache memories and main

memory. >

20/69, K/8 (Item 8 from file: 350)

DIALOG(R) File 350: Derwent WPIX

(c) 2007 The Thomson Corporation. All rts. reserv.

0007339785 - Drawing available WPI ACC NO: 1995-403738/199551 Related WPI Acc No: 1998-556676

XRPX Acc No: N1995-292371

Information space image multi-view display method - involves presenting image in viewing operation area with mapping of model data items giving first and second display objects

Patent Assignee: XEROX CORP (XERO)

Inventor: DEROSE A; STONE M C

Patent Family (1 patents, 1 countries)

Patent Application

 Number
 Kind
 Date
 Number
 Kind
 Date
 Update

 US 5467441
 A 19951114
 US 199396131
 A 19930721
 199551
 B

 US 1994320975
 A 19941006

Priority Applications (no., kind, date): US 199396131 A 19930721; US 1994320975 A 19941006

Patent Details

Number Kind Lan Pg Dwg Filing Notes

US 5467441 A EN 76 69 Continuation of application US 199396131

Alerting Abstract US A

The method involves presenting a first image including a display object,

produced from a model structure representing a first view of the information space. The CPU presents a viewing operation area in the display

area. The CPU produces a second image representing a second view of the information space. The operation uses the present viewing position of the

viewing operation region to obtain the first model data item in the model

data structure.

The viewing operation further maps the first model data item to the first

and to a second display object not included in the first image segment. The

second image therefore includes the first and second display objects.
The

CPU presents the second image in the viewing operation region so that it

overlays and replaces the first image segment. The second image is of the

same dimensions as the first and is displayed at the same time. It
includes

the second display object representing information added to the information

space.

ADVANTAGE - Allows creation of spatially and temporally bounded changes

to data structure to give whit-if scenarios using original

image.Provides

clear view of complex model allowing easy data manipulation.
Title Terms/Index Terms/Additional Words: INFORMATION; SPACE; IMAGE;
DISPLAY; METHOD; PRESENT; VIEW; OPERATE; AREA; MAP; MODEL; DATA;
ITEM;

FIRST; SECOND; OBJECT

Class Codes

International Classification (Main): G06F-015/62
US Classification, Issued: 395133000

File Segment: EPI;
DWPI Class: T01

Manual Codes (EPI/S-X): T01-F07; T01-J10C4

Original Publication Data by Authority

Original Abstracts:

...spatial context of the first image. The method is implemented as an enhancement to the functionality of an application program, such as a

graphical object editor. The user requests the display of a viewing
operation region (VOR) coextensively with...

...of the object-based model data structure that produced the image to produce a second modified view of the portion of the image coextensively positioned with the VOR, displaying the second, modified view in the VOR. Since the operation on the model data structure is made

to a copy of the...

...image before actually applying the changes to the model using the application. Presenting the second, modified image only in the spatial

context of the first image provides contextual feedback to the user.
The

method may...

Claims:

...image definition data defining images for presentation in the display

area of the display; and memory for storing data; the data
stored

in the memory including instruction data indicating instructions the processor executes and a model data structure indicating information included in the information space; the processor further being connected for accessing the data stored in the memory; the

 ${\tt method}$ comprising: operating the processor to present a first image in a

present image position in...

...overlays and replaces the first image segment in the display area; the

second image having size and shape dimensions substantially
identical

to size and shape dimensions of the viewing operation region, and

being
displayed substantially at the same time as...

20/69,K/9 (Item 9 from file: 350)

DIALOG(R) File 350: Derwent WPIX

(c) 2007 The Thomson Corporation. All rts. reserv.

0007163381 - Drawing available WPI ACC NO: 1995-202076/199527

XRPX Acc No: N1995-158737

Conditional memory store from register pair - stores data in memory

addressable memory locations, several data registers, and status register

storing one status bit and arithmetic logic unit having operand inputs and

output coupled to data registers

Patent Assignee: TEXAS INSTR INC (TEXI)

Inventor: BALMER K; GUTTAG K M; KEITH B; POLAND S W

Patent Family (8 patents, 7 countries)

Pat	ent			Application	-			
Nun	mber	Kind	Date	Number .	Kind	Date	Update	
ΕP	656584	A1	19950607	EP 1994308832	Α	19941130	199527	В
JP	7271969	А	19951020	JP 1994296705	· A	19941130	199551	E
US	569 6959	A	19971209	US 1993160118	A	19931130	199804	E
				US 1995478129	Α	19950607		
US	6058473	A	20000502	US 1993160118	Α	19931130	200029	E
US	6173394	В1	20010109	US 1993160118	Α	19931130	200104	Ε
	•			US 1999372470	Α	19990811		
ΕP	656584	B1	20011004	EP 1994308832	Α	19941130	200158	Ε
DE	69428499	E	20011108	DE 69428499	Α	19941130	200174	Ε
				EP 19943088 32	Α	19941130		
KR	348951	В	20030124	KR 189432080	А	19941130	200339	E

Priority Applications (no., kind, date): US 1999372470 A 19990811; US 1995478129 A 19950607; EP 1994308832 A 19941130; US 1993160118 A 19931130

Patent Details

Number Kind Lan Pq Dwg Filing Notes EP 656584 A1 EN 86 19 Regional Designated States, Original: DE FR GB IT NL

JP 7271969 Α JA 75

US 5696959 56 Continuation of application US Α EN 132

1993160118

US 6173394 B1 EN 7 Tivision of application US

1993160118

Division of patent US 6058473

EP 656584 B1 EN

Regional Designated States, Original: DE FR GB IT NL

DE 69428499 E DEApplication EP 1994308832

Based on OPI patent EP 656584

KR 348951 KO Previously issued patent KR

95015071

Alerting Abstract EP Al

The data processing apparatus includes memory , data registers, status

register, and arithmetic logic unit (230) coupled to data registers. An instruction logic circuit is connected to the addressing circuit and the

data circuit, which controls the addressing circuit and the data circuit in

response to a received instruction .

The logic circuit (250) controls the addressing circuit (120) and the data circuit to store data in the first register into a specified address

in the memory , if a selected status bit has a first state storing the data in a second register associated with the first, and into the specified address in the memory if the selected status bit has a second

state in response to a register pair conditional store instruction .

Title Terms/Index Terms/Additional Words: CONDITION; MEMORY; STORAGE; REGISTER; PAIR; DATA; ADDRESS; LOCATE; STATUS; ONE; BIT; ARITHMETIC; LOGIC; UNIT; OPERAND; INPUT; OUTPUT; COUPLE

Class Codes

International Classification (Main): G06F-009/00, G06F-009/308,
 G06F-009/312, G06F-009/318, G06T-001/60

US Classification, Issued: 395595000, 395800000, 395566000, 712225000, 712226000, 712234000, 712226000, 7122210000, 712224000, 708525000

File Segment: EPI;
DWPI Class: T01

Manual Codes (EPI/S-X): T01-F03A; T01-J10C5

Conditional memory store from register pair...

...stores data in memory at addressable memory locations, several data

registers, and status register storing one status bit and arithmetic
logic
unit...

Original Titles:

- ... Conditional memory store from a register pair...
- ... Conditional memory store from a register pair...
- ...DEVICE FOR CONDITIONALLY STORING DATA FROM REGISTER PAIR TO MEMORY ...
- ... Memory store from a selected one of a register pair conditional upon the state of a...
- ... Memory store from a register pair conditional upon a selected status bit...
- ... Instruction having bit field draignating status bits protected from modification corresponding to arithmetic logic unit result.

Alerting Abstract ... The data processing apparatus includes memory , data registers, status register, and arithmetic logic unit (230) coupled to

data registers. An instruction logic circuit is connected to the addressing circuit and the data circuit, which controls the addressing circuit and the data circuit in response to a received instruction.

. . .

...circuit (120) and the data circuit to store data in the first register

into a specified address in the memory, if a selected status bit has a

first state storing the data in a second register associated with the first, and into the specified address in the memory if the selected status bit has a second state in response to a register pair conditional

store instruction .

Title Terms.../Index Terms/Additional Words: MEMORY;

Original Publication Data by Authority

Original Abstracts:

A memory store operation comes from one of a pair of registers selected

by an arithmetic logic unit condition. An instruction logic circuit (250,

660) controls an addressing circuit (120) to store data in a first register into memory if a selected status bit has a first state and to

store data in a second register associated with the first register into
memory if the selected status blockas a second state in response to
a

register pair conditional store instruction . The bits may indicate
a

negative output of the arithmetic legic unit (230), a carry out signal, an

overflow, or a zero output. The register pair conditional store instruction designates a particular one of the status bits to control

the conditional store. The instruction logic circuit (250, 660) substitutes the selected status bit for a least significant bit of the register number. Thus memory store is from the first register if the status bit is "1" and is from the second register if the status bit is "0".

In a further embodiment the $\operatorname{regist}(\cdot)$ pair conditional write instruction

is conditional. The write operation aborts if the designated condition is

true. In the preferred embodiment of this invention, the arithmetic logic

unit (230), the status register (210), the data registers (200) and the instruction decode logic (250, 660) and embodied in at least one digital

image/graphics processor (71) as a part of...

- ...A memory store operation comes from one of a pair of registers selected by an arithmetic logic unit condition. An instruction logic circuit (250, 660) controls an addressing circuit (120) to store data in
- a first register into memory if a selected status bit has a first state
- and to store data in a second register associated with the first register
- into memory if the selected status bit has a second state in
 response
- to a register pair conditional store instruction . The bits may indicate a
- negative output of the arithmetic logic unit (230), a carry out signal,
- an overflow, or a zero output. The register pair conditional store instruction designates a particular one of the status bits to control
- the conditional store. The instruction logic circuit (250, 660) substitutes the selected status bit for a least significant bit of the
- register number. Thus memory store is from the first register if the status bit is "1" and is from the second register if the status bit is "0". In a further embodiment the register pair conditional write instruction is conditional. The write operation aborts if the designated
- condition is true. In the preferred embodiment of this invention, the arithmetic logic unit (230), the status register (210), the data registers
- (200) and the instruction decode logic (250, 660) are embodied in at least one digital image/graphics group son (71) as a part of a multiprocessor formed in a...
- ...A memory store operation comes from one of a pair of registers selected by an arithmetic logic unit condition. An instruction logic circuit (250, 660) controls an addressing circuit (120) to store data in
- a first register into memory if a selected status bit has a first state
- and to store data in a second register appointed with the first
 register
- into memory if the selected status hit has a second state in
 response
- to a register pair conditional strip \mathcal{A}_{i} :truction . The bits may indicate a
- negative output of the arithmetic logic unit (230), a carry out signal,
- an overflow, or a zero output. The register pair conditional store instruction designates a particular c : if the status bits to control the conditional store. The instruction logic circuit (250, 660) substitutes the selected status bit for a least significant bit of the
- register number. Thus memory stole is from the first register if the status bit is "1" and is from the second register if the status bit is
- "0". In a further embodiment the register pair conditional write instruction is conditional. The write menation aborts if the designated

condition is true. In the preferred embodiment of this invention, the arithmetic logic unit (230), the status register (210), the data registers

(200) and the instruction decode logic (250, 660) are embodied in at least one digital image/graphics processor (71) as a part of a multiprocessor formed in a single...

...of the result generated by the current arithmetic logic unit operation.

A status bit protect instruction type permits selection of status bits

protected from modification corresponding to the current arithmetic logic unit result. This status lit protect instruction preferably includes individual protect bit corresponding to each status bit. If a

protect bit has a first digital state, then the corresponding status
bit

may be modified corresponding to the current arithmetic logic unit result. If the protect bit has a second apposite digital state, then the

corresponding status bit is protected from modification according to the

arithmetic logic unit results.

Claims:

. . .

1. A data processing apparatus comprising: a memory storing data at addressable memory locations; an addressing circuit generating memory

addresses for data accesses to said memory , a data circuit
including

a plurality of data registers, a status register storing at least one status...

...having operand inputs and an output coupled to said plurality of data

registers; and an instruction local circuit connected to said addressing circuit and said data circuit, said instruction logic circuit

controlling said addressing circuit and said data circuit in response to a

received instruction , said instruction logic circuit controlling said

addressing circuit and said data circuit to store data in a first register

into a specified address in said memory if a status bit
selected

from said at least one status bit has a first state and to store data in \boldsymbol{a}

second register associated with said first register into said
specified

address in said memory if a status but selected from said at least

one status bit has a second state in response to a register pair conditional store instruction .

...250, 245) ferner so ausgestalter ist, in a das Statusregister (210) so

gesteuert wird, dass eine Modifikation der bestimmten dermehreren Statusbits verhindert wird, die in dem Feld des bedingten Registerpaar-Speicherbefehls angegeben sind...

...A data processing apparatus including a memory (20) storing data at

addressable memory locations, an addressing circuit (120) generating memory addresses for data accesses to said memory, a data circuit including a plurality of data registers (200), each storing a predetermined number of data bits, an arithmetic logic unit (230) having

operand inputs and an output coupled to said plurality...

...in accordance with the status of a prior result of said arithmetic logic

unit and instruction logic circuit (25°,845) connected to said addressing

circuit and said data circuit, sai: instruction logic circuit
controlling said addressing circuit and said data circuit in response
to a

received instruction; said instruction logic circuit (250,245) being arranged to control said addressing circuit (120) and said data registers

(200) to store said predetermined number of data bits stored in a first

data register into a specified address in said memory if a status bit

stored in said status register (210) selected from said plurality of status bits has a first state and to stare said predetermined number of

data bits stored in a second data register associated with said first data

register into said specified actions in said memory if said selected

status bit stored in said status register (210) has a second state in response to a register pair confluence to the instruction , wherein said

register pair conditional store insuruction includes a field of a

plurality of bits ("N C V Z" Figure 10) designating whether particular

ones of said plurality of status bits are protected from being set

corresponding to said result of said arit. Fic logic unit; andsaid instruction logic circuit (250,242) is further arranged to control said

status register (210) to prevent midification of said particular ones of

said plurality of status bits of might ed in said field of said register

pair conditional store instruction.

...Dispositif de traitement de don ées incluant une memoire (20) memorisant des données en des emplacements de memoire adressables, un circuit d'adressage (120) produisent des l'obsses de memoire pour des

acces

de donnees a ladite memoire, un circuit in donnees comprenant une pluralite de registres de donnees (200), dont chacun memorise un nombre

predetermine de bits de données, une unité arithmetique et logique
(230)

comportant des entrees d'operander et une sortie couplee a ladite pluralite

de registres de donnees, un registre d'état (210) memorisant une pluralite de bits d'état positionnes en fonction de l'état d'un resultat

anterieur de ladite unite arithme ique et logique et un circuit logique

instructions (250, 245) connected audit direcuit d'adressage et audit circuit de données, ledit circuit logique d'instructions commandant ledit

circuit d'adressage et ledit circuit de lonnes en reponse a une instruction recue; ledit circuit logique d'instructions (250, 245) etant

agence de maniere a commander ledit circuit d'adressage (120) et lesdits

registres de données (200) pour momoriser ledit nombre predetermine
de

bits de donnees memorises dans ι : premier registre de donnees, a une

adresse specifiee dans ladite mem 're si un bit d'etat memorise dans ledit registre d'etat (210) sele mich. partir de ladite pluralite de

bits d'états possede un premier et t'et par memoriser ledit nombre predetermine de bits de données a moritas dans un second registre de

donnees associe audit premier regist.c de donnees, a ladite adresse specifiee dans ladite memoire si l'alt bir d'etat selectionne memorise

dans ledit registre d'etat (210) possole un second etat en reponse a une

instruction de memorisation conditionnalle dans une paire de registres,dans lequel ladite ins ruttion de memorisation conditionnelle

dans une paire de registres com en our ne comprenant une pluralite
de

bits ("N C V Z", figure 18) indiplant of des bits particuliers de ladite pluralite de bits d'etat of it contents vis -a-vis d'un positionnement correspond auxGit: (1800, 1800) ladite unite arithmetique et

logique; etledit circuit logique d'instructions (250, 245) est en outre

agence de manière a commander ledit registre d'état (210) pour empecher une

modification desdits bits particuliers faisant partie de ladite
pluralite

de bits d'etat designe dans ladite actre de ladite instruction de memorisation conditionnelle dans la paire de registres.

A data processing apparatus organismus memory storing data at addressable memory locations; and details continuit generating memory addresses for data accesses to the continuity data circuit includings

data

register file including a plurality of data registers, each of said plurality of data registers storing a predetermined number of data bits, an arithmetic logic unit having operand inputs and an output coupled to said plurality of data registers, said arithmetic logic unit

generating at least one status bit corresponding to said output, anda status register connected to said rithmutic logic unit for storing said

at least one type of status (it; amian instruction logic circuit

connected to said addressing direction and said data circuit, said instruction logic circuit controlling said addressing circuit and said data circuit in response to a received instruction, said instruction logic circuit controlling said addressing circuit and said data circuit to

store said predetermined number of data bits stored in a first data

register into a specified address in said memory if a status bit selected from said at least one type of status bit has a first state and

to store said predetermined number of data bits stored in a second data

register associated with said firm data register into said specified address in said memory if a status bit schooled from said at least one

type of status bit has a second ... to in response to a register pair conditional store instruction.

A data processing apparatus of prising: a memory storing data at addressable memory locations; an oldressing directit generating memory addresses for data accesses to said memory; a data circuit including plurality of data registers, each storing a predetermined number of...

...an arithmetic logic unit havin. Theren's imputs and an output coupled to

said plurality of data registers, maid status register sets status
bits

corresponding to said output of smill originatic logic unit; an instruction logic circuit connected to aid addressing circuit and said data circuit, said instruct or loss circuit controlling said addressing circuit and said data circuit in response to a received instruction, said instruction logic circuit controlling said addressing

circuit and said data circuit to store wall redetermined number of data

bits stored in a first data region in in . specified address in said memory it a status bit selected from a regionality of different types of

status bit has a first state and no store said predetermined number of

data bits stored in a second data rest associated with said first data register into said specified accress in said memory if a status bit selected from said plant try of different types of status bit

has a second state in response to a region. Pair conditional store instruction; and said regioner purion. Conal store instruction

including a plurality of bits desimating whether particular ones of
said
plurality of different types of

20/69,K/10 (Item 10 from file: 350)

DIALOG(R)File 350:Derwent WPIX

(c) 2007 The Thomson Corporation. All rts. reserv.

0007089731 - Drawing available

WPI ACC NO: 1995-115926/199516

Related WPI Acc No: 1995-053872

XRPX Acc No: N1995-091476

Object based model data structure operating appts for producing second image related to first image - uses viewing operation region to select portion of original image for which second image is wanted

Patent Assignee: XEROX CORP (XERO)

Inventor: DEROSE A; STONE M C

Patent Family (3 patents, 2 countries)

Patent			ADPARCACRON				
Number	Kind	Date	Date Number		Date	Update	
CA 2124604	A	19950122	CA 1124604	Α	19940530	199516	В
US 5596690	A	19970121	US 199396200	Α	19930721	199710	Ε
CA 2124604	С	19990413	CA 2124604	A	19940530	199933	E

Priority Applications (no., kind, date): US 199396200 A 19930721

Patent Details

Number	Kind	Lan	₽g	ЪмG	Filing	Notes
CA 2124604	A	EN	189	63		
US 5596690	A	EN	78	60		
CA 2124604	C	EN				

Alerting Abstract CA A

The appts includes an output circultry connected to a display having

display area presenting images. The display area has a first image displayed in a present image position in it. The first

image includes a first display object having a present object position in the first image. A processor is connected for receiving the signals from the signal source.

The processor also provides image definition for defining images to the

output circuitry. A memory is also included for storing data. E.g. the

data stored in the memory includes instruction data indicating instructions the processor executes and a first image data structure used

for producing the first object data item represented by the first display

object in the first image.

USE/ADVANTAGE - For operating processor controlling machine fitted with

display for displaying images either static or animated. Capable for access

or manipulating data and information that is not currently represented by

display, currently visible in original image.

Title Terms/Index Terms/Additional Tords: CBJECT; BASED; MODEL; DATA;
 STRUCTURE; OPERATE; APPARATUS; .FOBUCE; SECOND; IMAGE; RELATED;
FIRST;

VIEW; REGION; SELECT; PORTION; ORIGINAL

Class Codes

International Classification (Main): G06F-003/14, G06T-015/00
(Additional/Secondary): G06F-015/70, G06T-001/00
US Classification, Issued: 395133000, 395135000, 395120000

File Segment: EPI;
DWPI Class: T01

Manual Codes (EPI/S-X): T01-F07; T01-J12B

Alerting Abstract ... The processor also provides image definition for defining images to the output circuitry. A memory is also included for

storing data. E.g. the data stored in the memory includes instruction data indicating instructions the processor executes and a

first image data structure used for producing the first object...

Original Publication Data by Authority

Original Abstracts:

...object-based model data structure that produced the graphical object image to produce a second modified view of the portion of the graphical

object image coextensively positioned with the VOR, displaying the second

modified view in the VCR. >

Claims:

...source, and connected for providing image definition data defining images to the output circuitry; and memory for storing data; the data stored in the memory including instruction data indicating instructions the processor executes; and a first image model data

structure used by a model-based operation to produce the first image; the

first image model data structure...

...the first image; the processor further being connected for accessing the

data stored in the memory ; the method comprising: operating the processor

to receive request signal data from the signal source indicating a display request to present a viewing operation region in a present viewing

position in...

...the first object data it a represented by the first display object; the

second image having size and shape dimensions substantially
identical

to size and shape dimensions of the viewing operation region and including a second display object showing a modified view of the first

display object; and providing the image definition data defining the second image to the cutput clroustry connected to the display so that the

display presents the second image in the viewing operation region substantially at the same...

...of the second display object is outside the boundary of the viewing operation region, the modified view of the first display object is clipped to the boundary of the vicing operation region and only the first

portion of the second display object is shown in the second image as the

modified view of the first display object;presentation in the viewing
operation region of the second image produced using the first object
data

item giving a perception to the machine user of presenting in the
second

image a modified view of the first image segment in the spatial
context

of the first image.

20/69,K/11 (Item 11 from file: 350)

DIALOG(R) File 350: Derwent WPTX

(c) 2007 The Thomson Corporation. All rts. reserv.

0007089695

WPI ACC NO: 1995-115885/199516

XRPX Acc No: N1995-091441

Absolute static lock for files and directories on magnetic disk storage media - reading directory entry data field on disk for target file into memory , restructuring directory entry data field in non-DOS format, and

replacing original directory entry data field on target media

Patent Assignee: YEOW K (YEOW-I)

Inventor: YEOW K

Patent Family (3 patents, 2 countries)

Patent Application Number Kind Date Number Kind Date Update CA 2101123 Α 19950123 CA 2101123 A 19930722 199516 B US 5557674 19960917 US 1994342169 A 19941118 199643 Α NCE

CA 2101123 C 19971030 CA 2101123 A 19930722 199812 E

Priority Applications (no., kind, date): US 1994342169 A 19941118; CA
2101123 A 19930722

Patent Details

Number	Kind	Lan	₽g	Dwg	Filing	Notes
CA 2101123	A	EN	29	2		
US 5557674	A	EN	3 0	2		
CA 2101123	C	EN				

Alerting Abstract CA A

To apply absolute static lock at media level on a target file or directory, the directory entry data field on disk for the target file or

directory on the host machin; is located and read into a convenient area of

the host machine memory . The directory entry data field is restructured

and in non-DOS format. The original directory entry data field on the target media is replaced with the restructured non-DOS directory entry data

field.

Encryption of the target file contents may be incorporated into the absolute lock process if required. Target files or directories upon which

the absolute static lock has been successfully applied cannot be accessed

by DOS at media level, for the critical operations of read, copy, overwrite

and erase. In the reverse unlock placess, the previously applied absolute

static lock is removed from a target file or directory restoring it to the

original unlocked DOS state. If the talget media is a floppy disk, absolute

static lock to the floopy d'ult can bu applied or removed.

USE/ADVANTAGE - Absolute static lock may be applied at media level,

files and directories in FAT-based storage media, of single machine personal microcomputers running within Disk Operating System (DOS) or equivalent environment. Cannot be read, copied, over-written or erased. Is

transparent to DOS. Is achieved without controlling file, and without occupying additional sector abace on target disk.

Title Terms/Index Terms/Additional Words: ABSOLUTE; STATIC; LOCK; FILE; DIRECTORY; MAGNETIC; DISC; STORAGE; MEDIUM; READ; ENTER; DATA; FIELD; TARGET; MEMORY; RESTRUCTURING; MCH; FORMAT; REPLACE; ORIGINAL

Class Codes

International Classificatio: (Main): J06F-012/14, G06F-009/445
US Classification, Issued: 380004000, 380005000, 364DIG001, 364246600,
 364246800, 364246900, D04DIG000, 164969000, 364969400, 364969300

File Segment: EPI;
DWPI Class: T01

Manual Codes (EPI/S-X): TC1-HT1C2; TC1-J12C

...reading directory entry data field on disk for target file into memory

, restructuring directory entry data field in non-DOS format, and replacing

original directory entry da"a...

Alerting Abstract ...the host machine is located and read into a convenient area of the host machine memory. The directory entry data field is restructured and in non-LOG format. The original directory...

Title Terms.../Index Terms / Iditional Words: MEMORY;

Original Publication Data b Authority

Original Abstracts:

...the host machine is located and read into a convenient area of the host

machine memory. The directory entry data field is restructured according to the procedure and in the non-DOS format of this... Claims:

...compatible computer, for operations including read, copy, overwrite and

erase, comprising the steps of: (a) radifying directory entry field for

the target file into a spresal null format, including alteration of the

directory entry data for filerize, and file...

...specifically as a null distfile possessing null filesize and null starting cluster bytes; (b) said we diffication including storage of data in

encrypted form at predeformined by a offset positions within the directory entry field, satd its man publishing completely transparent to

the operating system, and said offset or equivalent positions not normally

used by, or are functionally transparent to, the operating system of the

computer;(c) said stored data including data on summary bytes for
the

access password accompanying the over request to lock the...

...the target disk media is a floppy disk, suitably adjusting the track layout parameters permitting program means of said method in conjunction

with BIOS means of said computer to reformat the entire outermost track

of the floppy disk into a predetermined, non-standard...

...the disk occupying first sector position in said track; (g) said track

format also including at least a non-standard sector size for the boot sector.

20/69,K/12 (Item 12 from file: 350)

DIALOG(R) File 350: Derwent WPTX

(c) 2007 The Thomson Corporation. All rts. reserv.

0006482670 - Drawing available **WPI ACC NO:** 1993-288609/199336

XRPX Acc No: N1993-221950

Digital data processor instruction pre-fetch unit - has branch

history

table indicates occurrence of branch instruction having target
address

that was previously taken

Patent Assignee: SAMSUNG ELECTRONICS CO LID (SMSU); WANG LAB INC

(WANG)

Inventor: SABA J A; SCHWARTH M J; TANG-KONG R; TANK-KONG R

Patent Family (9 patents, 15 countries)

Pat	ent	-		App	l ic ation				
Number		Kind	Date	Number		Kind	Date	Update	
WO	1993017384	A1	19930902	WO	1 99 2US6813	А	19920813	199336	В
ΑU	199224723	A	19930313	ΜH	19922:723	A	19920813	199403	E
ΕP	628184	A1	1 941214	ΕÞ	1992919413	A	19920813	199503	E
				MO	1992785813	A	19920813		
US	5404467	A	19950404	US	1992843868	A	19920227	199519	E
				U.S	1994261318	A	19940616		
JP	7504520	W	19950513	WO	1992US6813	A	19920813	199528	E
				JP	1993514792	A	19920813		
ΑU	665368	В	1996/104	A!	196.24723	A	19920813	199608	E
ΕP	628184	Bl	19981 :	\mathbf{E}^{-}	1+02919413	A	19920813	199847	E
	•			WO	1992055813	Α	19920813		
DE	69227465	\mathbf{E}	331. 1	Le	.92"1 4.65	A	19920813	199903	Ε
				Ŀl	1991 1.413	A	19920813		
				WO	19 9 2056813	A	19920813		
JP	3423310	В2	20030707	WO	1 99 2056813	A	19920813	200345	E
				JP.	19 9 3514792	Α	19920813		

Priority Applications (no., kind, date): US 1994261318 A 19940616; US
 1992843868 A 19920227

Patent Details

Number Kind Lan Ig Dwg Filing Notes

WO 1993017384 A1 EN 55

National Designated States Original: AU CA JP

Regional Designated States, rigina: AT PE CH DE DK ES FR GB GR IE IT

LU

MC NL SE

AU 199224723 A EN Based on OPI patent WO 1993017384 EP 628184 A1 EN 2 1 PCT Application WO 1992US6813

Based on OPI patent WO 1993017384

Regional Designated States, Original: PN DE FR GB NL

US 5404467 A FN D4 5 Continuation of application **US 1992843868**

AU 665368 B EEE Production OPI patent WO 1993017384

Production in the Production of the Production of

9224723

EP 628184 PCT Application WO 1992US6813 Bl EN Based on OPI patent WO 1993017384 Regional Designated States, Original: BE DE FR GB NL Application EP 1992918413 DE 69227465 E DE PCT Application WO 1992US6813 Based on OPI patent EP 628184 Based on OPI patent WO 1993017384 JP 3423310 B2 JA 26 PIT Application WO 1992US6813

07504520

Based on OPI patent WO 1993017384

Praviously issued patent JP

Alerting Abstract WO Al

The instruction pre-fetch unit includes a sequential instruction physical address generator, an instruction cache and an instruction

queue having multiple registers. Some of the instructions are Branch instructions having an associated Tarjet Address.

A Branch History Table (BHT) has an input responsive to the instruction

physical address. The BHT output indicates thether, during a preceding execution of a corresp. Breach instruction output by the instruction cache, the execution of the corresp. Preach instruction resulted in subsequent program execution being redirected to the Target Address associated with the corresp. Branch instruction.

USE/ADVANTAGE - For high performance CPU with pipe-lined instruction execution and virtual addressing capabilities. Optimises efficiency of instruction unit.

Equivalent Alerting Abstract US A

Multiple Branch mark bits are stored in an instruction queue, on

half word basis, in conjunction with a double word of instruction data

that is prefetched from an instruction cache. The Branch Target

is employed to redirect instruction prefetching. The Branch Target Address is also pipelined and fellows the rescriated Branch instruction

through an instruction problem. The prefetch unit includes circuitry for

automatically self-filting the instruction pipeline.

During a Fetch stage a previously generated Virtual Effective Address is

applied to a translation buffer to geter to a physical address which is

used to access a data cache. The translation buffer includes two translation buffers, with the first menulation buffer being a reduced

subset of the second. The first translation buffer is probed, during a

Generate stage, to profit , if persible is required operand. The prefetch unit further requires 24-bit or 31-bit effective address generation on an instruction by instruction basis.

USE - Prefetch unit which includes a limit history table for providing

an indication of an occurrence of a Branch instruction having a Target
Address that was previously taken.

Title Terms/Index Terms 'Additional Words: FLATVAL; DATA; PROCESSOR; INSTRUCTION; PRE; FETY H; COUT; LRANGE; HISTORY; TABLE; INDICATE; OCCUR;

TARGET; ADDRESS

Class Codes

International Classification (Main): G06F-C09/38
 (Additional/Secondary): G06F-009/26, G06F-009/32
US Classification, Issued: *95375000, 364DTG001, 364243420, 364231800, 364247300, 364DIG002, 364938000, 36495856*, 364964260, 364261700, 364263100

File Segment: EPI;
DWPI Class: T01

Manual Codes (EPI/S-X): TC1-F13A; T1-H13A

Digital data processor inchantic prafeton unit...

...has branch history table indicates occurrance of branch instruction having target address that was previously taken

Original Titles:

. . .

...CPU HAVING PIPELINED INSTRUCTION WHIT AND EFFECTIVE ADDRESS CALCULATION UNIT WITH RETAINED VERTUAL WITHEUS CAPABILITY...

...UNITE CENTRALE AVANT UNE UNITE D'INSTRUCTIONS A TRAITEMENT PIPELINE ET UNE UNITE DE CALCUE D'ADERS ES BEFECTIVE A CAPACITE D'ADRESSES...

...CPU HAVING PIPEBINED INSTRUCTION WITH AN EFFECTIVE ADDRESS CALCULATION UNIT WITH PARTITION WITH UNIT WITH DEFINED ADDRESS...

...UNITE CENTRALE ANAMA CHE UMETE D' INTRU LICNS. A TRAITEMENT PIPELINE ET UNE UNITE DE CALCUL D'AUMUSCES EFFECTEVE À MACACITE D'ADRESSES...

...CPU having pipeline i instruction unit and effective address calculation unit with retalled virtual of the compatility...

...CPU HAVING PIPELINED TESTRUCTION UNIT AND REFECTIVE ADDRESS CALCULATION UNIT WITH PETAL ED VERTUAL ADDRESS CAPABILITY

Alerting Abstract ...The instruction pro-fitch unit includes a sequential instruction provided displayer, an instruction cache and an instruction given having the properties. Some of the

instructions are Prun a pretruntions due noun associated Target Address

...A Branch History Table $\sim 10\%$ loss an $\sim 10\%$ to the instruction

physical address. The BHL stput indicate that her, during a preceding execution of a corresponding to the instruction

cache, the execution of the corresp. Branch instruction resulted in subsequent program execution being redirect . To the Target Address associated with the company. Dranch instruction.

... USE/ADVANTAGE - For high performance CFU with pipe-lined instruction

execution and virtual addressing capabilities. Optimises efficiency of instruction unit.

Equivalent Alerting /bstr ht ...Mulhible From th mark bits are stored in

an instruction queue , a a half word bodi, in conjunction with a double word of instruction data that is prefetched from an instruction

cache. The Branch Talact, illera is e-placed to redirect instruction prefetching. The Branch Talact Address is also pipelined and follows the

associated Branch instruction through an instruction pipeline. The prefetch unit includes oir ultry for automatically self-filling the instruction pipeline...

...During a Fetch stage a previously general \mathcal{X} intual Effective Address is

applied to a translation laffer to green a glyptical address which is

used to access a data cache. The translation buffer includes two translation buffers, small the first translation buffer being a reduced

subset of the second. "The climb transitudes a perform is probed, during"
a

Generate stage, to preferre, if possible, the required operand. The prefetch unit further produced 22 bit or 31-15 effective address generation on an instruction by instruction basis...

...includes a Branch hish or table for ordering an indication of an occurrence of a Branch in truction in high Torget Address that was previously taken.

Title Terms.../Index Terms. iditional Towns .NSTATETION ; Original Publication Path or Authority

Original Abstracts:

...includes a Branch history table for provising an indication of an occurrence of a Branch in truction having a Target Address that was previously taken. A plant of transfermant with an estored in an instruction queue, on a half word basis, in conjunction with a double word of instruction data that is profutabled from an instruction

cache . The Branch Throm Advess is given to redirect instruction prefetching, the Branch Trynon Trynon is also pipelined and

follows the associated E. Francisch of the instruction pipeline. The pretty of the following the formula of the automatically self-filling the following on popular. Let the stage a previously generates the Effective decreases the applied to a

translation

buffer to generate a physical address which is used to access a data cache. The translation buffer includes a conditional buffer with the first buffer being a reduced

subset of the second. Th. first translation leaffer is probed, during
a

Generate stage, to profet the if possible, the topiced operand. The prefetch unit further process 24-bit of 31-bit offective address generation on an instruction by instruction basis.

...includes a Branch his rry table for providing an indication of an occurrence of a Branch on unucuion having a Target Address that was previously taken. A parallity of Branch mark hits are stored in an instruction queue, co. Tall word bodis, a conjunction with a double word of instruction cata that is a contact from an instruction

cache. The Branch Target Address is employed to redirect instruction

prefetching. The Branch Trajet Address is also pipelined and follows
the

associated Branch in the clone through an in truction pipeline. The prefetch unit includes a painty for such a cally self-filling the instruction pipeline. It against the stage approximated Virtual

Effective Address is applied to a translation, buffer to generate a physical address which is used to access a data cache. The translation

buffer includes a first and a second area define buffer , with the $% \left(\frac{1}{2}\right) =\frac{1}{2}\left(\frac{1}{2}\right) +\frac{1}{2}\left(\frac{1}{2}\right) +\frac{1}{2}\left$

first translation but: The being a record of set of the second. The first translation buf.or is probed, during Congrate stage, to prefetch, if possible, the required operate. The prefetch unit further

provides 24-bit or 35-bit affective address q m ration on an + instruction

by instruction barries.

...includes a Branch history table for provising an indication of an occurrence of a Branch in ruction wing a larget Address that was previously taken. A plurating of Franch manifests are stored in an instruction queue, as a half who satisfies a highration with a double

word of instruction in the three is profession from an instruction cache. The Branch Tarry likes, is get to redirect instruction

the associated Branch is a motive through a retruction pipeline. The

prefetch unit includes discribing for associated ally self-filling the instruction pipeline. During a Fetch stall previously generated Virtual Effective Figure 3. upply in the includion buffer to generate a physical and include is a fine for the first form. The

translation buffer includes a first and a lend translation buffer , with the first transled in booter beautiful reduced subset of the second. The first time.ation suffer is solded, during a Generate stage, to prefetch, it prostble, the requires sperand. The prefetch unit further provides 2, bit or 1,-bit effects decress generation on an instruction by instruction basis. Claims: The instruction pre-fetch unit includes a requential instruction physical address generator, an instruction cache and an instruction queue having multiple registers. Some of the instructions are Branch instructions having an administrated Target Arms to A Branch History Table 1 (T) has an input a conside to the instruction physical address. The Mark cutput includes the her, during a preceding execution of a corresponding to the instruction cache, the execution of the corresponding to the execution of the corresponding to the control of the corresponding to the corres subsequent program creamption being rediment like the Target Address associated with the cost . . Branch instruct inBefehlscachespeiche: ausgegeberen einsprech ich im Sprungbefehls die genannte Ausfuehrung des dannten ent predident Sprungbefehls zur Umleitung einer nachfolgenwen Programmausfulbeung zu einer Zieladresse gefuehrt hat, die den gross den entsprecking in Gerungbefehl zugeordnet war , gekennzeichnet durche, : - cine Befch. : : line-Binrichtung (92, 94, 96, 98), die von einze tretahl e ziel ziel zie en en en en stas. (%) for a fetching individual ones ...use in a digital Gat of a plurality of instructions opior to execution of the instructions , said digital data processor including /br> means (40) for generating sequential ones of a planning of in trans discretizes, </br>
instruction cach. we 18) however and componsive to said instruction addresses and an output for plantage a corresponding having an input coupled to said that the of raid that rein cache means and having a plurality of liste, no pleas of invalwidth sufficient to store at least a parion of one is a man a , instruction execution means 15 , withhis states they table means (42) having an input requisite to make instrument physical addresses an output for providing the indication of " r, during a preceding execution of a corre of the norm 150 output by said instruction cache of all of the corresponding Branch instruction resulted in a quent progress of intion being redirected to a Target Address : Common Fig. 5 and Common Branch

```
instruction ,
characterized by Chroministruction in pelit means (92, 94, 96, 98)
comprised of a plurality of socially coupled register means (92,
96) each having a width sufficient to ster a midest possible
instruction , said instruction pincling read having an input coupled
an output of said in the ion coaut and 180, 82, 84, 86) and
output for coupling to an a instruction or it is means (36);</br>
wherein some of said instructions are Frank anstructions having an
associated Target Aldress, and</br> where weach of said register
means of said instruction quer means and 1, 84, 86) and each
said serially coupled register means (92, 24, 96) of said instruction
pipeline means (S1 14, 9 9.) for the trivillate means for storing
Mark indication cutput from said Branch history table means (42) and
for
advancing said stored Mark indication through said
                                                                                                                         instruction
queue means and through our instruction line means in
association
with a corresponding limit to instruct on ;< > > means (44) for generating effective allocations that there is not a wherein
of said instructions of a chocal aspecific or ones of a plurality
general register means ... who cain the at action address
generating
means (44) is comprise. Ote/ 1. 500 for storing a
duplicate copy of Dana plan lity of general register means, said
storing
means (60) being responsible to prefetched to brickions (98, 100) for
outputting a specific to a promotion of a loss of said general
register means, 

register means, 
address of an operation at the desired with properation with the means of the desired of the 
general
register means output it. . . id storing where
                                                                                                    ),<・ルエ>
                                                                                                                                 wherein
said storing means (10) is may impose complete to compute of said
execution
means (32) for...
...copy of said great to rister worms in the to a storage of information in said growth to register means: the bypassing means
```

(62, 64, 66), responsive to an entremant of application ally prefetched instruction that most five a during an entremant of applications and previously prefetched instruction and application of a content of a cont

...means (36) for words later, which is ess of an operand associated with an area on the said instruction that the said instruction that the said instruction means the said instruction of a previously prefetched instruction in the said instruction of a previously prefetched instruction of said previously prefetched instruction in the said instruction of said previously prefetched instruction in the said instruction of said previously prefetched instruction in the said instruction of said previously prefetched instruction in the said instruction of said previously prefetched instruction in the said instruction of said previously prefetched instruction in the said instruction of said previously prefetched instruction in the said instruction of said instruction in the said instruction of said instruction in the said in the said in the said instruction in the said instruction in the said instruction in the said in the sa

means, for suspending an incurrence of sail effective address calculation . for an instruction contained in one of said a gister means (92) until an execution of said providesly preferring a instruction modifies said content of said general register reans. Apparatus for use in a digital of the processor for prefetching individual ones of a plural to of inclinet inclin to execution of instructions , sa'd ippactus commissing: ' s for generating sequential ones of a plurality of instruction physical diresses; instruction cache means having an ingle responsing to the arm instruction physical addresses and an output for providing a corresponding instruction; for generating an effect! a lidrear of an arened or operands associated with certain ones of said instructions that are output from said instruction cache means instruction more means having an input coupled to said output of mid instruction with a means and having recrister means having a plurality of register : ..., each of width sufficient to street ne isstruction a justion of one instruction; instruction papeline manner result of a plurality of serially coupled anstruction register me. Teach having a width sufficient to store as right possible instruction, said instruction pipeline means from an input coupled to continue of said instruction queue means and an out of for coupling to instruction execution means, said plurality of serially coupled instruction register means including, first arrandom region, means (IRG), having input coupled to said output of said instruction queue means, storing an instruction out par effect. The generation operation for said instruction; s cond instruction saister means (IRF), having an input complete an output of site of register means, for storing said instruction luvino an open of the operation for said instruction; and there is naturation in distance on the (IRE), having. input coupled to an out of of a ld IFF of dear a means and an output coupled to said anstrong a convition on for storing said instruction during said a stion to a convenient on ; wherein on ; wherein some instructions are theach instruct. reming an associated said Target Address, and where a said a seat of further Branch history table means having number responsible to the truction physical addresses and an a upon the providing an amount of whether,

during a preceding execution of a throuspending Branch instruction output by instruction cache me a said confidence to decorresponding Branch instruction resulted is an aequivate process a contion being redirected to said Target Audrens an ediate, with sponding Branch instruction , said Planch history table means bring tomprised of Target Address storage mother for a puttiling a pre into Torget Address associated with a cross wing be not into them output by said instruction cache meanu; wherein each of Laii register means of instruction queue would and said in trustion pipeline means includes means for surviva said indication about by said Branch history table means on a dvencing said of a indication through said instruction of an or ansaulturen are instruction pipeline means in association with a principal ling team of instruction; wherein said effective adording time the line of lurality of serially coupled address register means comprising, files, address register means (IAG) for storing a fortual instruction differs during an effective address generation operation for an instruction st within said IRG register reans; second addr as register means (IAF), an input coupled ": an output of sail LAP edister means, for storing said virtual are truntion address arise said operand prefetch operation for an instruction stored was all IRF register means; and third address remains on the Aller, it is a first coupled to an output of said 100 300 common in the :: virtual instruction address during sailer. Then of an instruction stored within said register means, wherein a limit incline delegation in rating means further includes, fourth a dress . Muster means (1) , . Ward an input coupled an output of said IAE resister means, for see Ining said virtual instruction address is the international construction is a Branch instruction that fails a Preach condition for an execution of said Branch instruction; so application for a prising, first target address register as a 2000, having 100 to an output said Branch histographic to its Toronton in the communication for storing a Target Address of a bill construction to the description said in a means having an instruction queu () aid TAPI) output coupled to said of fact that the large up the large for providing Target Address the common control target to the control means (TARIRG), having an input coupler or sold a type of sold ARRA register means,

for

...Address during an effective address terms that peration for said Target

Address associated with a branch that not the list stored within said

IRG register means; thank targut allieur of ster means (TARIRF), having an input coupled to un out to be said the RC...

...means, for storing so if aget fider we drive an operand prefetch operation associated with a graphic institute of a contact stored within said

IRF register means; and forth target address sister means (TARIFE), having an input coupled to solve out the same the definition means, for

storing said Target Aldress associated with a Preach instruction that is

stored within said TPE register means due to one execution of said Branch $\,$

instruction.>

20/69,K/13 (Item 13 from file: 350) DIALOG(R) File 350: Dorwont WPTX (c) 2007 The Thomson Composation. All rts. inclini. 0006396827 - Drawing available WPI ACC NO: 1993-197360..99324 XRPX Acc No: N1993-1517-Document image compression method establishing or quired selects quantising matrix in dependence of more ry space needed to image data after compression by discrete transferm technique. Patent Assignee: UNISED CRP (BURS) Inventor: HIGGINS-LUNEMAN . J; HIGGENS-LUTHING H J; KEDD R C; KLEIN R YEN R; YEN R C; PALIN THO M Patent Family (1% jutem) 13 cc: tries) Patent Application Number Kimi Pite Number Update Kind Date WO 1993011629 77 1 10610 WO 1092US9010 1:321119 199324 19 1110 EP 1092925084 .. 10321119 EP 568681 ÷ 199345 NO 1092700910 A 19921119 100.0816 US 5017967 13 US 5339368 19911121 199432 JP 7502154 7 474 je e 1 MATE 110 . . 1:201119 199517 Ε JP 1 3510145 . 1u · 119 199.9,5211 EP 798919 AC Ξ_i^* 199744 E EE 12971057 5 100011119 . 1927.1119 EP 568681 1.2 F/I 199747 E 74 16021119 0.20059 0 WO EF 19971057 / A 19021119 DE 69222844 1222 14 15#21119 199802 E J:1 - - ! $\mathbb{E}P$ 1920202.84 .. 15321119 ₩O . H92US9910 . 19021119 \mathbb{R}^{2} EP 798919 111. 1429.5234 7. 1. 121119 199816 E 32 197145726 1 + 2111.9 . . . TO 1991 (61 3) 18 17912071 1 19911121 19:10512 US 5751846 199826 1 .40307 17. EP 798919 . 52 4 1 119 1د. 200014 El 13 - Millio 11. :1119 9.5 DE 69230695 $-L_{x}\rightarrow 30$ 200022 E 397 50.5 Ξ: 1 21119 Priority Applications () kind, (e.g.): U 100 1:67.1 A 19911121; US 1994207284 A Patent Details Kin Lin F; Dum Filling Not و نِه ا WO 1993011629 7. National Designate: States, Original: CD Regional Designated States, digital: . THE CHARLES BY ES FR GB GR IE IT MC NL SE EP 568681 EN 1 : "T Application | 0 1992US9910 Fished in CP: path to WO 1993011629 Regional Designated from s, siginal: "THE GE B

. 2

1 PCT Applic Fice 10 1992US9910

Γ.

ű.

US 5339368

JP 7502154

Based on O'l patient WO 1993011629

70 m $\mathcal{L}(\mathcal{L}(\mathcal{L}))$ EP 798919 9 Division of application EP

1992925284

- Divisi a of ratest TP 568681

Regional Designated Stat 3, Original: DE . N. GR 1 1

EP 568681 37) FOT Aplication TO 1992US9910 Bl EN I lated to pullection EP

1997105726

Pelated to patent EP 798919

Based on CEL; stent WO 1993011629

Regional Designated States, Original: DE FD GB IT

DE 69222844 E DE Application EP 1992925284 PCT Applic tinn VO 1992US9910 Bas Si on C I jatrit EP 568681 Pased on CII patrint - MO 1993011629 Division of application EP **EP** 798919 1992925284

Division of Steam MP 568681 US 5751846 llvis not pplitation US

1991796703

Tivision of patent US 5339368 livision of Application EP EP 798919 Bl EU 1992925284

Divinion of patent EP 568681

Regional Designato: States, Original: DEFE GROUP DE 69230695 11 175

App. lostic . NP 1197103726

Alerting Abstract Work

The method uses a pack to lize continuous assemblish the packet size

the memory space required to store the image data for a given document

after compression by discrete transform technique. The data comprises pixels each representing one of a number of gray lamels.

A selection processor belocts, as a survition of the estimate, one

number of transform coefficient modifier matalter, e.g. a matrix of quantising values. The or lested matrix of smooth results transmitted to

transform compressor is dust in altering, e.g. positiving, the number of

transform coefficient ...

ADVANTAGE - Modufied corression character hics to real time. Maximises image quality and radius unlimber of ractoristics.

Equivalent Alerting Thatr of US A

The discrete transform is ge data on residuant system in a frequency transform coeffic and the field of the first of quantiser

values. The system uses a prodefined number of printization matrices to adaptively select, on document-in document to a an arroximate memory

packet size for each a numerity crimerial in the attracting by

```
selecting
one of the number of quartization matrices in accordance with the
size estimate obtained for each document image.
 Additionally, the system generating contrast production and gray level
stretch remapping or which an all functions of global image data
characteristics, which is a ray live must be to 5 the document image
data.
The remapping curves are utilized to preproces the image data for more
effective data compronient
 ADVANTAGE - Compression of racteristics can a modified in real
time on
per document basic.
Title Terms/Index Terms 13ditional Mords: BOCUMENT; IMAGE; COMPRESS;
 ; ESTABLISH; REQUIRE; MEMORY ; SPACE; RELECT; QUANTUM; MATRIX;
DEPEND;
 NEED; STORAGE; LATA; LECFR; DISCRETE; TERMSFORM; TROUGLOUE
Class Codes
International Classiff Chica (Main's ED-M: 10-1, ED-M: 001/46
International Classiffs ation (* Autribuses
IPC + Level Value | ositirn | tatus Versi n
                      .: 00601.1
 G06T-0009/00 T. 1
                       A 1.30601.1
 H04N-0001/407 A 1
                      R 20060317
 H04N-0001/41 A I
 H04N-0007/26 7 I
                      n 100601 i
 H04N-0007/30 A I
                      R 00060101
 G06T-0009/00 C T
                      R 20060701
 H04N-0001/407 C I
H04N-0001/41 C I
                       Τ.
                          20060111
                       R 20060111
 H04H-0007/26 C I
                      R 20060101
                      R. 20070101
 H04II-0007/30 C :
US Classification, Learn t 032056060 392041000, 3483 4000, 382169000,
 382172000
File Segment: EPI
DWPI Class: T01; 105;
T05-K02; W02-J01B1
Document image compression mothod entablishing required
                                                        memorv
space...
...selects quantiting matrix in digendence of memory space needed to
store image data after couprossion by discrete transform technique.
 Alerting Abstract ... a ct.of cons a pack to dive escimator to
establish
the packet size of the same my opense required to store the image
for a given document to a suppose on by the second confirm
technique...
... A selection process of the selection process of the estimate, one
of a
number of transfer and the transfer that the matter of
```

quantising values. This slented matrix of modefiers is transmitted to transform compressor for use in altering, e.g. mantising, the number... ... ADVANTAGE - Modifies compression characteristics in real time. Maximises image quality and background noise of stacteristics. Equivalent Alerting Thetrait ... The discrete transform image data compression system has the manuform coefficients modified in accordance with a matrix of a protiser walkers. The system uses a predefined number of quantization matrices to adaptively nelect, on a document-by-document basis, if approximate monery packet size for document's comprehend in go data storage by solubting one of the... ...Additionally, the system generates contrast reduction and gray level stretch remapping curves as a furntion of global image data characteristics, such as a gray lovel blategraph f the Goodment image... ... ADVANTAGE - Commension Characteristics and we modified in real time on per document basis. Title Terms.../In ex Tu as/a Bitional Words: [New ORY]; Original Publication Data by Authority Original Abstracts: A discrete transform image rate of aprecision system in which frequency transform coefficients are modified in acts once vitted matrix of quantizer values imployed a redefined plum lit of ou nativation matrices to adaptively select, on a dominant-by-decimant buris, an approximate packet size for each donument. Compressed image data morage by **selecting** one of the... ...the system employed any mine of compress a distingtion and gray level stretch remapping runver as a function of global image data characteristics, such as a nav level bistown, of the locument image... ...A discrete transform Abt compact in crotem Wilmine 2) in which frequency transform owf - lunts are more to In actionage with a of quantizer values and association of the state of the s matrices to adoptively sale to accommendate by- promediable, in approximate memory packet situation for the same flow entire that the education of the same flow entire that the same flow entire the same flow entire the same flow entire the same flow

selecting one of '

...the system employs governion of contrast a station and gray level stretch remapping curred as a function of cold image data characteristics, the assigned to el him to the following image...A discrete transform in the transform of the coefficients of the coefficients of the coefficients of quantizer values employ. A presufficied plu analty of quantization matrices to adaptively select, on a fooument-by-document hasis, an approximate packet size for each document's compressed image data storage by **selecting** one of the... ...the system employed ground tion of contrast a faction and gray level stretch remapping name. A faction of a line to that characteristics, situated by a relability of the Loument image... ... A discrete that former the compression of parents in which frequency transform coefficients are modified in accordance with a matrix of quantizer values cople; a preselled plurality of quantization matrices to adaptively select, on a focuse.t-by-document rasis, an approximate memory packet size for each document's compressed image data storage by **selecting** one of the...the owner wally or mention of a trasm reduction and gray level stretch remains in a star function of global age data characteristics, such as gray level historic of the document image A discrete transfer. Train and compress in system in which **fr**equency transform coeffic its we indicate in a decimal amatrix of quantizer values +mglo_2 a redofined plurality of quantization matrices to adaptively select, on a prument-by-dominant facia, an approximate packet size for each domain nets compressed image data storage by **se**lecting one of thethe system employees with of cent. The oction and gray level stretch remapping on the fine tion to the limit of a a characteristics, and the characteristics and the comment image... Claims: The method uses a posk of lineary ration to the lish the packet size of the memory space required to store the introduct a for a given document after compression of the output form of its section of the section ... A selection processor winds, and function of the accumate, one of a

```
number of transform coefficient modifier or lines, e. . a matrix of
quantising values. To be and on their circles of the first and transmitted to
transform compressor for use in altering, . . ; intising, the
number...
...der Transformations busiessor (119) mehr a
Transformationskc ffizi.....
verwendet, um die Forone soon zu bewiche die
                                           . das . stem zum
Modifizieren der Transformationsk effizieren umfannteschr> a) eine
Selektionsprozessorkiter ung (2000) num 5 00 dern mehrenen
Modifizierer
-Matrizen, wobei jede Entren Daton zum Vera milien der
Transformationskooffiziert i umfairt, wobei die Daten jeder Matrix...
transform compressing the stilling of the after afterm
coefficients
to effect compression said system for modifying the transform
coefficients compaishmes "to a selection from soor means (215) for
storing a plurality of maifier matrices. A matrix of said
comprising data for alteriar transform a loss and, the data of...
...size for a giv .. w. m
                          image;</br>
                                            en. for entimating a
packet
size (213) of memory to a required to start the large oket size
(213),
and operative to select conscious formation of matrices as a
function
of a packet size which is a function of which is but backet
size;</br>
select...
...least one first matrix if the estimation is is above the
target packet size and operative to sole? I heart one second
matrix
if the estimated of a sign is not above to
                                              Lill tar mt
packet...gray
level pixel data, less of distance notes of the converted
pexforming a stretch in convertion fur is of the coverted
visible gray level problem and the model of visible array level...
...ard means (207
                           combining the state of the and the
gray
level stretch conversion functions and for applying a combined
function to the document large data process to come corression to
minimize
loss of said noming Plussic or level pixes in said historiam
procensing
means (107) further orform a coron or plant onver in Eurotion of
                        both the converte him.
                                             -1
nominally.
visible gray...
...said histogram pro a.
                         of the first to their
                                                        itrast
reduction
and the gray level . The nvelous is an interprine pping means
```

(211) for applying the condined conversion functions to the document image data prior to data magnession to their to less of said nominally visible...the transform coefficients to the congression, a system for modifying the transform

coefficients comprising: Paper for Storin. Plugality of modifier matrices, each may in oil aid plugality of long data are altering transform coefficient. The data of ...

...different packet like is a given do me to ge; teams for estimating a

packet size of memory space required to true the document image
data

for a given document effect compression by the discrete macket size, and operative to select one of field plurality of the trices as a function of a

packet size estim t a lin function of the full target posket size;
said

selection process > b-in = purative to select to letter one first matrix
if

the estimated pack to such above the de. Additinget pointed size and operative to select at least one soron of the estimated packet.

size is not above the art. Id target packet .

... visible gray level pirol data, said hist in rocessing means further

performing a stretch in 1 conversion for an of the converted highly

visible gray level bind that and the north of $\|v\|$ tible dray level librarians

for combing the crutical transferred and the quivilevel our teh-conversion

functions and for process a combined on the function to the document image decays of the data compress of the minimise loss of said nominally $v\dots$

```
20/69,K/14 (Turm 14 fr m file: 350)
DIALOG(R) File 350:D. 19 no TOTAL
0005785509 - Drailing at Finble
WPI ACC NO: 1992-, 7501/1 JUJ1
Related WPI Acc Eb: 1990 109965; 1990-253621; 1990-267979: 1990-368343;
 1991-036317; 1941-013144: 1991-280834; 14 1-14-935; 1202-088529;
 1993-093536; 1995-0.05.4; 1995-123120; 1076-197305; 1996-230181;
 1996-251121; 1906-412300; 1997-033804; 1997-065021; 1997-225521;
 1997-271400; 12-7-3193 ; 1997-393070; 1% -505789; 1097-549243;
 1998-332816; 1998-520 1; 1998-520722; 1:0 -0.8199; 1900-131678; 1999-442814; 1991-6101 , 0000-052351; 2.1 136106; 0001-269746;
 2000-586426; 200 -- 3001; 2000-671740; 1 0-601208; 200 373508;
 2002-279908; 2" -21 . 1
XRPX Acc No: N1997 - 7.
Electronic key into rapply whould - cont in a naword protocted sub-
keys an
partitions of service : and scratche; a for raving data into
partitions
Patent Ansignee: Will 7 1 JULIONDU TED WILL DES DALLAS SUTICIONDUCTOR
  (DALL-N)
Inventor: BOLAN M b; CURRY'S J; CURRY F M; DECUMBING K E; IEE R D;
LEHMAIIN
 G H; DEO R D; PATTE TO
Patent Family (11 patents, 17 countries)
                             Application
Patent
                              tunitér
               1.1 4
Number
                                            Find Dame
                                                           Update
                              # 1,350 m ns
                                             A 1990 15 199201 B
WO 15 -1019067
                              1.04 INSTURES
                                             1991
US 5204205
                   -
-L
                          ... fil. 10003.1
                                              . 1989
                                                           199318
                              Ud .50.1 11
                                                 1989
                              1.300
                                              1989
                              , , .
                                                 1.989
                              12 1 193 11
                                              .. 1989.
                              US 1985 31
                                              1989011:
                                              1939 1
                              ## 1986 2 5 1
                                              . 1939 -.
                              . 1989
                              Tie 1 1/2 1 . 5 .
                                              .. 19901.
                             V 12 2
US 5 110946
                                              .. 10000
                                                           199320
NCE
                              US 51 F101
                                              1:35 -1
                                                           199328 E
                              17 1755
                                              . 1389
                              ( TO 63%)
                                                 1989
                              しょうまってい
                                                 1985
                                               . 1989
                                                 16.
                                                 - Jon
                              U^ -
                                                  7,31
                                                 30 .
US 53.6961
                                                           199416 E
                                                 1500
```

```
US 19893515 ) A 1989 )515
                                               . 0.11.0513
                              CC 13893571
                               US 14897. .5
                                               1 1705 515
                              US 108(17 159
                                               . 1339151 f
                              05 дяк<sup>6</sup>1 г. д
ПS 135 г. т.
                                               .. 19-9051,
                                               2 1 2 4
                              100 100 11 1
                                                  ] .
                                               A 18. 5 199620 E
A 1823 B
US 5506991
                     16000409
                              US 90 - 51
              \Lambda
                               TO TARLET
                                                  19.
                               13 18235100
                                               .. 19...
                               US 198035100 F
                                               4 11989 513
                              CS .3803-7
                                               1980)511
                              ICO ASPES
                                                19390515
                              1 3 1 #89351 4
                                                A 15 540515
                              DS 1 +493521
                                               .. 19-1051,
                              US 10506 162
                                                1931.21%
                                                \ 1.00 51 \\ \ 11 0 515
                              US 1987... 5
U.1 1
US 198 ...
                    19070211
                                                            199712 E
US 5603000
                               US 198.3 . 44
                               US IDE HILL
                                                3 10
                               U3 100 F
                                                110
                              - ; ...
                                                  195 .
                                                  195.
                              1 3090 2014
US 1131411
VO 114
                                                ٠.
                                                  1
                                                . 11 151
                                   • )
                                                4 119 (115
                               1 . )61
                                                . 1 51
                              E. 36 3 41 .
199837 E
                               - 1 16 93 c F 1
                                                . 1915 5 7
1 19090515
                               US 108935199
                                                  1237,51
                               100 15
                              167 98 377 6
178 95 7 77 7
                               F7.
                                   9E .
                                                  - :
                                  11 m
                                                  10.
10.
                                   3 F
                                                .
                              161.
                                                .. 1(. )81.
                                                  1 / 151...
US 5210846
                B1 19970529
                                                             199932
NCE
                              US 109 (3:17)
The 198 (3:17)
                                               .s 12 1 51
                                                             200019 E
US 6035382
                    20000307
                                                  1940/5.3
                                               . .
                                                       Ε.
                               ( ) (9) : 1
                               13 . 4 . . . .
                                                       .17
                                                       61
```

```
987 0 A
1 HOU SHO A 119110
1 1 9 11
                             [ .
                   20021015 NO TONIT SEE
JP 3334717
               E2
                                                       200275 E
                                            A 1.9 111
                             JP 13 21 21 77
Priority Applications (no., kind, co.): 100 100 1004 1004 19980507; US
 19920508; WO 1990US2831 A 1990-055; to 1989392598 . 19890515; US 1989352596 A 19897015; US 1989352142 A
 19890515; US 198935199 A 1949 51 ; U. 144
                                             197
                                                       9890515; US
 1989351997 A 1989061; US 19 3 51 760 THE JOST HE S 089351759 A
 19890515; US 199061367 A 1990 Tight
                                             561. .
                                                       ⇒901119; US
 1990615608 A 19901119; US 10
                                             1111 - 1990631929 A
 19901219
Patent Details
Number
             Kind Lan
                         Pg Fly Filling Otto
WO 1991019067 A EN
                       43 28
National Designated States, Original: CACH . 1
Regional Designated States, Origina : AMPING A. . TEK ET ET. GB GR IT LU
NL
  SE
US 5206905
               Α
                   EN
                         28
                              OF C I-P of application US 1989351759
                                  C-I-P :/ applicat | 1 US 1989351760
                                          For Licacia 1 13 1989351997
                                  ( T-P
                                  ( - - - :
                                          and ichti i
                                                       TJ 1989351998
                                 *** . . . .
                                          qq licatiin
                                                      ...S 1989351999
                                  C-I/F : and light len-
                                                      :S 1989352596
                                          milio 7.. TS 1989352598
                                  ] [-P
                                  C-I-P 11 | Font 11 49,8954
                                          ( \cdot \cdot \cdot \cdot P)
                                  \mathbb{C}=\mathbb{Z}=P_{\mathrm{cons}}(\mathbb{C}^{-1})
                                          U-T-P of patons UN 1908004
                                  COT-Pich papells 111 CO 2675
                                           atom: 17 : 1771
                                  . T-P
                                 C-T-P of application US 1989351759
US 5226137
                              25
                   EM
                         27
               Λ
                                  C 1 P 1 pp los 4 1 15 1989351760
                                          app icat. J. US 1989351997
                                  3-1 2
                                          applice on TS 1989351998
                                  . - . - .
                                  C-T P f hpp.ic h.
                                                      ~~5 1989351999
                                  ~ - I I
                                                  171. US 1989352142
                                          : ppl.i-
                                  \mathbb{C} \cdot \mathbb{I} - P
                                          .pp ic . US 1989352581
                                           ...i.at. n //3 1989352596
                                  C-1-P C
                                            .i. .. n 1 1989352598
                                  ~ T-P -
                                                  .. . .. 017
                                    1 - P (
                                                  5 3 154
                                  C I-P C
                                           1111
                                                  .....
                                  . -7 -P (
                                   ~ - B
                                                        371
                                           . . . . . .
                                                  11 10 004
                                           it. ::*
                                    L - P = 0
                                                  1. 41 ...675
                                   ~ - p - -
                                          1 45 11
                                           at in "" E' 1771
                                                   3 1989351759
US 5306961
               Zv
                   F. 1
                         28
                              25
                                          appulca:
                                  0.5.2
                                                      3 L>89351760
                                           • 5
                                  C - T ·
                                           ip i . . : 3 1989351997
                                            1589351998
                                  1-1 0
                                                    . 1539351999
```

```
C-I-P c - - Climati n [3 1989352142
                              C-I-P c p icati : 13 1989352581
                               C-1-P of oplication 3 1989352596
                              1990615618
                              C-. P patent 1. 45,3954
                               C-J-P patent 11 49 2377
                               C-I-P . Spater! 17 49 2371
                                      patent UN 40 F001
                               C-I-P :
                               C-1-P c. patent U3 50-5675
                               C-T-P c patent UJ 50 1771
                               C-T-P of mateut 111 52:0846
                              US 5506991
                  EN
                       30
                           2.9
                               . - <u>I</u> - P
                               1-P / pp / n.f.Fr 1 MS 1989352581
                               C = 1 D
                                      - pplicatic i 13 1989352596
                              C-1-P application 3 1989352598
C I-P restant 1 4 4 5217
C-1-P ci patent II 4 6 354
C 1-P or patent III 4 0277
                               C-1-P : 13th ..t 111 49-1371
                               C-1-P C 1 1 15 15 15 15 14
                                      11 (1 50 km) 1771
1 (1 50 km) 1 (77)
11 (1 5 km)
                               C . - P .
                               C _ = P --
                               1 = P
( -1 = )
                  EN
                       30
US 5603000
              Z
                           25
                               C .- P
                               CIEP
                               ( 7-10 -
                               C - I - P
                                      ogg.: 121 Lat 5 1989352596
                                      pp. . moton - / 1989352598
                               C-1-P
                               C-T-P c: p rat in 1990US2891
                               Coin ton faction us -
  1990615615
                                       (1-1-D -
                                        • 1 114
                                -T-5 ·
                               f = 1 = 1
                                 · - :
                                                3 712
                                              * *: .:
                                 : -,
                                          40.5
                                                    _989351759
                                7 - 7
US 5787498
                  EN
         A
                                               93.9351760
                               ( [-P
                               ( ; - P
                                           .939351997
                                          :at 11 / 1789351998
                               , '-P
                                         - P 3:
                               C _ _ P
```

```
T-T-P / 1989352581
                                                                                                                         -1-2 a eliga ich 5 1989352596
                                                                                                                      1990US2891
                                                                                                                    Continution of any lichtion US
         1990615615
                                                                                                                     Count of Adication US
         1994259290
                                                                                                                       1-1-2 c<sup>2</sup> 1 2 U: 43 1217
                                                                                                                                                                              715 - 7.94 - 54
                                                                                                                           : - 5
                                                                                                                                                    , de . J. 4012277
                                                                                                                      (1 - 1 - 1)
                                                                                                                       = \frac{1}{2} = \frac{1}{2} \qquad \qquad \qquad \qquad \qquad \frac{1}{2} \cdot \frac{1}
                                                                                                                                                                               US 45 004
                                                                                                                          -T-> (g) ... US : 375
                                                                                                                       C-I-P Ct gatent | US 50 (1771
                                                                                                                       Continue to mich patient | US 5603000
US 6035382
                                                                                                                      C-T-P - A Micação no UN 1939351759
                                                   Α
                                                                     ΕN
                                                                                                                                                      ( - I - P )
                                                                                                                                                         1989351997
                                                                                                                       C .-P
                                                                                                                                                             I da tod
                                                                                                                             - P
                                                                                                                                                                                                3 1939351998
                                                                                                                                                                                            Ţ - P
                                                                                                                                                           . . . . .
                                                                                                                      7-1-P
                                                                                                                                                            . . . . . n - U 1939352142
                                                                                                                     . -:
                                                                                                                                                                     At len | UN 1989352581
                                                                                                                       Calabara su par Lon
                                                                                                                                                                                                         1989352596
                                                                                                                        "-T-2" - 272 mbile 1 1989352598
                                                                                                                         -ier sprintien 1990US2891
Tutin min supplie imm US
         1990615615
                                                                                                                     Continued a of application US
         1994259290
                                                                                                                     Condition of a cf. on lie tion US
         1996695505
                                                                                                                                                 11.3217
                                                                                                                       ( :-P
                                                                                                                       J- - 1
                                                                                                                                                                                 .; 19 954
                                                                                                                        1-1-12
                                                                                                                                                                                  41.5
                                                                                                                                                                                                       377
                                                                                                                                                                                ; 49
                                                                                                                                                                                                       271
                                                                                                                                                                it F 49. 1004
                                                                                                                                                                                11 10 175
                                                                                                                             . - . .
                                                                                                                                                                              7 50 71
                                                                                                                             . - E
                                                                                                                                                                               U · 1546
                                                                                                                             JP 3334717
                                                   B2 JA
                                                                                         15
                                                                                                                        I mid I have pater CP
06502645
                                                                                                                                                                    - ··· ) 1992008725
                                                                                                                      I .:d
      Alerting Abstract WO A
      The integrated circuit electronic of the state of ar
                                                                                                                                                                                                          containing
multiple low-power memory cells.
                                                                                                                                 r vii vii di
                                                                                                                                                                                                           ders are
connected to receive incoming comma .
                                                                                                                                                                                                            "he
:: any
given
```

time multiple partitions of the array are strighted as secure, memories which are read accessible.

A scratchpad memory is defined in one partition of memory . Data in

the scratchpad memory can be moved to any her $\mathfrak p$ to 1 memory if a block

move request, accompanied by a correct pass of a drupded.

USE/ADVANTAGE - In law power electronic or the integrated circuits containing secure data. Returns same data or the field y sible passwords. Low power consumption. Carrie at 6 [and guer darious types of

nonvolatile modules. Highly secure.

Equivalent Alerting Abstract US A

The electronic key device has a memory of a possible rank in number generator, connected to receive a set value and to receive a number which

is strictly dependent on the seed value, by which is a noulinear and non-monotone function of the seed value. Entern 1 change ions receive a

password, and outputting data.

A digital comparator, connected to compa. The remained password with a store value, enables output of data from the memory while the password.

does match the stored value and enables of the stored pauch the stored value and enables of the stored when the parameter when the parameter with the stored w

values. The pseudo-random number gent of a composed to receive the password and to use the password as the receive of low or the think a unique set

of data is output from the generator care in medical password.

ADVANTAGE - Electronic key hardwar modul and ability or ded.

Equivalent Alertin; Abstract US A

The integrated direction entropic towhere the more array containing multiple low-power momory cells. Johnand in Aldress a roders are connected to receive indoming common and array to a common protein memory a

time multiple partitions of the array are usigned as secure memories which are read acrossible.

A scratchyad memory is defined in one problem of memory . Data in

the scratchpad memory can be move in a constraint of remory if a block

move request, accompanied by a content part of the local USE/ADVANTAGE - 1. You prive electron of the side containing secure and . Fittens from at a containing secure that the secure containing secure that the secure containing the secure containing secure that the secure containing secure containing secure containing secure that the secure containing secure containi

nonvolatile modules. Highly secure.

Equivalent Alerting Abstract US A

The electronic has innegrated circ it in in a three independently addressable partition. If secure man error is the partition.

```
can function as a separate "subley". Fact of the scheepers
independently
password-protectic .
In addition to the source subkey of the content of the circuit also contains a read/write "southing to the cry, which is the
same size as each of the subkeys. There are the peen written into
the
scratchpad (and vurified if desired), it can be relied, as a block,
one of the subkey partitions. However, \mu is in such a linear move the password of the target subkey must also be the first.
   ADVANTAGE - Provides high degree of scarring.
Equivalent Alerning Abstract US A
   The integrated circuit can be a reproducted in a battery-backed
mode or
in a battery-const domide. The intersection of the energin (BAT)
battery input, and as one refer (VCCE) for our control year, gover
Two PMOS switches are provided to comment in information of these two pins to an
on-chip power supply 100 under appropriat : . . . . . . . . . .
  The switches are P-channel insulated gate Fills with a width-to-length
ratio greater than 2000. A third in can all entrively be used for
battery
input. The logic which controls the 1 1S of the definites that they
will
not turn on if their respective precing and of Ji r PAT' are low.
   ADVANTAGE - Law is to require born of form one to torration, liser
writing
or Euse blowing.
Title Terms/Indom Tour Additional V is:
                                                                                                         TEE; LNTH GRATE;
   CIRCULT; CONTAIN; PARCHORD; PROTECT SUITE FOR TONE SHOUPE; MEMORY
   SCRATCH: PAD; AREA; INVII; DITA
Class Codes
International Classification (Main's 207F-1 + 12 100F-2020) CO6F-
    G06F-012/14, G06F-013/00, G06F-010/18, G M-11.+ 1, H03K-003/01
                                                                                                        mm · 1976515,
  (Additional/Sectional Action of Action Actio
G06K-ully47, A n 15/06, D925-.
US Clasmification is rund: 3200046 1 -800
                                                                                                   1 . . . 11111, 195725000,
   11 10F000,
                                                                                                                        1425000,
    307355700, 307162011 301 36000, 1 129
                                                                                                      129500,
    364218 (1), 31 .8 T , 31 TTY N3 3 1211 ...
                                                                                                   1010, 110254630
File Sections: Er (PT+ ET1;
DWPT C. .: TO1;
Manual Red (NP1 3-7): T01 H41; 1 1-101C1 1 1 1 2 C.
... contains past and protect it but all a in the state of all re memory
and sometrom-part of motor of the
```

Original Titles: ...Integrated circuit memory with verific it a unit which resets an address translation : gist in upon facture to the income transe correspondences betwith admisses and mem my the sill ... Intograted discrit memory with vurification and which resets an address translation register upon failure to define one-theone correspondences hatwook addressed and memory holistic. ... Circuit for an allerman berman's word for essimma . mume **su**bkey... Alerting Abstract ... The integrated circuit lastronic Lay has a array containing multiple low-power memory on lot. Command and decoders are connected to receive incoming to the a requesting access the memory array. Acress requests are transfator in such a pattern at any given time multiple partitions of the array are assigned as **se**cura memories which a contrad account A scratched realty is difficient one of tion of meroxy . Data the scholoped tenory can be more to and a label of money if a move reguest, andrep aidd by a dorne hopem of the late. Equivalent Alimting Abstract ... The electrician in a divide has a memory an a pseudo-random no for goneration, connect to the eight o seed value to bullphiller ... is strictly described on the second value, but which in a conlinear non-monotone franchiar of the self value. The half pathed for a receive password, and out nutring dame... ... to compare a realized password out to a second to the password output of data from the manager which the paid ord 6 is the stored value and enables o 'put collists from the... ... The fluegrate of in the best of the key be 10 - 27 - 25 - 7 containin multiple love on the arry of the Comman ad form of offers are connected to reach : .comi lar ia la la ing an Lors the memory array. This is the are thing. I in st att. F. tirt t any

- 1 10 . .01

memori**es**

time multiple out to ha of the stollare

which is the

```
... A scratchpad, memory is defined in one partition of memory . Data
the scratchgad mammay can be moved to another jact of motory if a
block
move request, adoctyanied by a terredulpase and is decoded...
...The electron's training and dismit in the three independently addressable part of such as the manager.
partitions
                      og meet. "sobkey". Ear of e subseque to
can function as
independently
passworld-protects d...
... In addition to the secure subkey memory metaltions, the integrated
circuit also contains a read/urage "paratch-origin bomory", which is the
same size as each if the subkeys. After dire has been written into
the:
scratthna . (and willified...
Title Terms.../lm 'x Terms/kd Hitinril Word. MittoRV ;
Original Labia on Data by Juth micy
Original Abstract
... pseudo-random number generator. Ti the end of pausword is received,
contents of a line time to will be out the the discrepance
However, if an in the management is received that washing will be
us∈.i
. . .
... An electronic be integrated for the which is shows the e
independent'/
address (b.s pastificum of scoure memory). Each of these three
partitions
can function and number "subley." Each in the culting, is independently to make protected. In addition to the convers subkey
memory postita as, se intersaced sircula a scatalist a read/write
"scratchead" mr mry, which is the sam wigh as each of the
subke ...
After dath has we have intended the spreading free carried if
desire to, it can be a paid as a block, out on the the recey...
...A low-power section case \mathbf{y} in which blooming or sparations are
perfor ad
without in maine outside to the provide that the transfer in a girl collabola set
pointer a drink of the theory and and dinately family the values in this special rest. We state for a collection of the profit \omega SRAM cell
locations in the last recoverage or leave the chair of without perfording any write personal as in the are
consumption which would in course the required on the charging and
dischirmin:
bitlings to the surper like releading the note, it is chip of
```

the preferred embodiment in the as scratchpad of more as well as multiple secure memories of the command transfer a block of the first. A seatch of the entry limit the corresponding bloom navide to him a second tribay, or an emplace the entire contents of a secure wilke, partitude viral ling the ID and Password fields) with the entire contents of the Coratch... ... A low-power secure memory in which bl i many operations are performed without extensive write operations. A trandation register holds... ... pointers which affect the address secodian to changing the values this special register, the local oddres of Into physical SRAM cell locations in the community may be grayed to a submed outhout performing av weight serations in the arm of them. ... the thang, con anytim white the double on a liter for **c**harging and discharging bitlinus as the memory of limber of and written The chip of the preformed embodiment inclusion or trace tall memory as as multiple secure memorie (multiple "rell") ". The Home Block command can transfer all their date for the beschild directly the corresponding block in mains within a same or below, or canreplace the cutil contains of the addition of the ID Password is its protection of the protection of securacy purposes, the An integrated circuit with a recurs men of location is comprised memory and a circuit which receives a twony four bit command word. least one location in the company officers of such the society subkey The circuit responds to the common laws with a spend to a memory location is and in the comment of the a starting address to a second to like the second of th on thum for a starting **b**oth true and bit conjumented point. Each sure of notice of a 64-bit field, 1 84 -bit yearward field are 10. In the Sield.An electronic May integral of time time of the order of the andently addres as a partitions of course me by . function as a superate the layer. From of the calker a for

inductor naigh

```
password-protected. In add. int to the sec this memory
the integrated circuit also collains - resc. 113 11818 (toboad)1
memory ,
which is the same size as each forth . Pry . Stor data has
been
written into the scratchpad (nm' veri.led if lired', it was be
copied, as
a block, onto one of the silvey partitic
                                                   on, to reform such
block move the basecord the to the court is be
specified.
Claims:
An electronic key device, respections as more representation
generator, connected to receive a sculi value and to output a number
which
is strictly dependent on said seed value, I to which is a nonlinear and
non-monotone function of said sectival a stornal connections for
receiving a password, and external connect. To outputting data;
a...
...received password with a stand value, a
                                                  t enabl output of
from said memory when said passurides
                                                  The in red value
(2) to enable output of data is and it...
...including: exactly two rangely is late to find the partions
accessible
on the exterior of said each module; where \cdot imput leads, operatively connected to first and second case a selection functive perilons, and
configured to detect whether s if first the first
...said second voltage, depending on the value of a data his being read from said memory, and that release and off in a gall after a predutermined delay, date upon a special time of a positive has
elapred; in
said write ...
...then test the voltage of a latter por the all of ere a fata bit in
said memriy according to a minimum min
... An integrated circuit, compailing of a second corresponding
containing multiple low-power mamery call, arranged in rows and
columns; a command decoder, connected to let a connected
requesting
access to said memory art. w, with the said
                                                  ್ರ. 'ಅಂಡ 'ಆಥ
includes a
translation register shiel in a place
correspondences
between logical momory a respect cell of it asset, with each
of
said independ on the pond of the
                                                       ir iding bit
pattern in said register; he who seem said to book he to be translates
```

access requests, in accordance with the bit pattern of said **tr**anslation register, to provide a block school compute in a dicess if it or, **c**onnected **t**o... ... to select ones of said rous and ordumns of said colls for access; wherein said command and administration of all all administrations such a pattern that, multiple part to us of sail a ray or assigned secure subkey memories , which are only an essible with a correct password, each partition having an indepresent pastwork and at least partition of said array is assigned as serve thead memory , thich is - accessible without passwore protective; as the in one of the access requests which said command decoder can as agreed is a bit of move, to secure subkey memory, request, and in response therete said bit **p**attern in said pranslation register is estered to of set the remested block move by changing a plurality ofif the block move repair to is and combined the content password for secure subkey memory portion which would a altered by the requested **b**lock moveClaim 9. An integrated circuit, a poriplement is to one array containing multiple . we power promote wells are .to in rows and columns; a command denoder, which mammer de deringth a a translation register having modifiable menturity, which rearristion register **d**efinar plural one -to-one correspondences includes in rical memory addresses cells of said array, with the facility attacks to respondences associated with a corresponding bit nature in sail a later; andwherein said command decoder also include recrif paties means which monitors said translation register, and if the sit there is sail translation register at any time ceases to define a on to-long than a between said legicat non-ryudil ses and and a firm of the floor means forms the set of the translation and ...An integrated discult, organizing at level space of this array **c**ontrining command decolor, connected to decode contain but stin modes in said armagnitudes in said of antiduces include a another than the assistion regions, established all anten appears losing in le contents, observing all' order order order and reference plural

one-to-one correspondences between logical recorp addicaces and the cells of said mimory array, will each of the inne- how no correspondences as misted with the especial mile ration in said writable translation register; in lacerance with the list pattern of said translation register, to provide a block select output; an address decoder, connected to receive said block select output, and accordingly to select ones of said rows and columns at a receive output, and accordingly to select ones of said rows and columns at a receive and broken said command decoder further are and access regulate for march with a password, and further comprising a proudo-random number generator, which is activated if said command decoder does are discounted and command decoder so and its activated and for providing a result angular, and a list and its password; andmers to mening that it and a mission or a salitation to register and for providing a result angular, and select in a salitation of the and for providing a result angular, and the salitation of the salitation and for providing a result angular, and a select in a salitation of the salitation.

inconsistency
therein.

DIALOG(R) File 350: Derwont VEIX (c) 2007 The Thomson Corporation. All rts. reserv. 0005466544 - Drawing available WPI ACC NO: 1991-057411/153110 XRPX Act No: N1991-052152 Processing prolog object words in computer memory - by t sting arbitrary word in address using remaining bits as pointer Patent Assignee: THI CORP (TBEC); IN BUS ST LIGHT AND ST (IBMC) Inventor: GILLET M J; GILLET M J L Patent Family (4 patents, " countries) Patent Application Number Kind Date Number Kind Date Update EP 415234 A 19910 % EP 1291950250 1081 520 199110 B 199501 1 US 1917393629 .. 13891314 A 1997 321 19891814 US 5357520 199511 E 1/3 US 1: 12:9393 ... a leanuar. H: 19951 1, EP 1990-502-0 EP 415-34 199550 E F LEMB1 1 DE 69027576 .. 1990 \ 2e DE 600 3576 109605 E 1993-00 EP 199 LJ U Priority applications (no., kind, 42% 100 100 20015 A 9920827; US 198~3\5(L) A L 300al4 Patent Lethils Kind Lan lig Dwg Filing Notes Number EP 415894 Λ EΝ Regional Designated States, Original: DE FR GB EN 40 37 Continuation of application US **US** 5336529 A 1989393629 EP 415894 Bl EN 5 12 Regional Designated States Fininal: DE FT GB **D**E 69..3576 E DE Appliantion EP 109 351 150 Paper on OPI patent 12 415894 Alerting Abstract TP A The combinique is shalls testing a bin of α , arbitrary was stored in α . memory to discerming whether it is a point of a secrept to The bits of the word are used as a pointer to an address in the memory . This occurs if the bit is set to a value representing an object word. object words are processed in the memory as non-typed pointers. ADD NIMER - Improves overall performance. @(59pp Dvg.No.5/37)@ Equivalent Alexhing Spate at US A The productor system over ting method in riles on todic, cosing the processor of the computer costem, a constraint on the fit instructurns which is then aford in the memory to instruction object variance for the primary many conductive with the primary of the state of t tyje: point a suggisse all moreon in mile breat will all a which as a selicant bit OΞ the clical word set to her . Frillian in the Si I am in ling a single

(Item 15 from file: 350) * **Do"ble Facenting?

address field. All object: .ds of type descriptor include a mag field the most significant resition of the object word the two field having the most significant bit set one one. The step of encoding a producate further involves storing a type pointer in memory having an Object alone sorbien pointer a liself and is representative of a first visible, and exclusions using the processor of the computer system, the set of instructions . The execution further involves determining using the processor of the computer system, the type of object word present. The determining step involves loading an object word into a register having the same number of lits as the object word, using the object word of type pointer as an address of an object the most significant lit is the regimen is equal to serve and using the object word as a type inscriptor invince that if the most **s**ignificant bit in the register is equal to one. ADVANTAGE - Improved adds of lnd and increase in effective address of Prolog interpreter/complier are accomplished by all wind Prolog to efficiently employ address that of F-1 bit our remains range words made up of N bits. Title Terms/Index Ten of All initial Worder to CERN; 10 A. GUW; 13JECT; CONTRUCES; MEMORY : TRISTS : PITPIT - AT MAIN; FRITALIST : POINT Class Codes International Claraff and a coince and a magnetic a (Adilus mal/Seconder): G F 31. 41, GCL: 13 4 US Claralitication, Talmed: U5:3710 0 4642, 300, 364255410, 3642**EG001** File Segment: EPI; DWPT Diama: Too Manual Cudes (EPI/S-X): 7 1-7037; TC.-705 Proof sint prolog sting, while in amount -Alertin: Abstract ... The to thoigh indice a to time a bit of an arbit. fig word stored in memory to determine the Louis policy, or a descriptor. The relation of the relation of the relation of the relationship of the re add: . in the me

...sub to a value regression, as objects as a limit of a resonant procession in this membry (-1,1,2,1) and someone

Equivalent Alerting Abstract 1.1. The object system operating method involves encoding, using the process of contract over systems a predicate into a sect of instance of a memory and sect of instance of the memory ,

```
instructions including bject will oblige values in tyre
descriptor.
All object words of type poorth, a prise...
... The thep of encoding a predicate forth which slyw at time a type
pointer in memory having an object address which pair a to itself and
is
representative of a free variable, and executing using the processor of
computer yetem, the set of instructions. The end while step further
involves determining using the processor of the computer system, the
type
. . .
...while parameters the Flater inding stop involve the one and bject word
intc
a region in having the same number of tits in he county word,
using
the only toward of the pointer at an all of the
Title Terms.../Index Terms//dditional Words: MEMORY :
Original Publication Lama 1 / Anthority
Claims:
 1. Nothed for efficiently | design by join or a contained in an
arbitrary word in a computer support of a lower thoose as of:
testing on the root of the appropriate in a page
                                                 , i
detail ine
if it is a printer or thust of box and the contribution of the salaring bits
of:
the alout day word as a policer to an alor some remark. If the bit
set to a value indicative of an object cori...
...A mill d for processing a profes object o meaning in an arbitrary
word
in a computer memory , r ii to their harmon rick into the steps of (a)
testing a single but of the orbit by the conditionale bit
set to a first projet .ai. a .alun (') it ...
...the commining birts about the college and the college in
the
memory if the simple but it is the said in the
                                                e...
(30).
...A months of Emperating the matter of state always a
                                                   and anor, a
memory
and levisture, no condute nontonbolizations: . . . . . . . . . . . . . . . Prolog
pro man, the included industrial and the
object words, countising the only so of the limit of ing the processor
o.e
```

the

the computer system, an object word late α + ister L wing the same

number of bits as the object word; using the processor of the computer

system to produce the object mord of type pathon as an address of an

object having no te, field and have a strate of coss field.

20/69,K/16 (Item 16 from file: 350)

DIALOG(R) File 350: Derwent WPIX

(c) 2007 The Thomson Componention. All rts. For my.

0003228161

WPI ACC NO: 1984-099953/151415

Image processor for photomopies, facrimile transmitters etc. - has processing signal indicat , with asconiated but and, and required signal

memory

US €.1751

Patent Assignee: CAMON KK [CANO]

Inventor: ARIMOTO S; SHIMINU K; SHIMINU K K; YAULA M; YAUDA M K

Patent Family (21 patents, 4 countries) Patent Aprlication Rind Number Dah. Update Number Kinl Date A 19 30 4-3 DE 331,357 i. 2,034 DE 37 5657 198415 B JP - TIME 10 21 JP 5 12302 A198422 E JP 1502182019 . 19321913 JP 187242 1 . 13621025 JP 10 : 1111 GB 213(5 % -٠, ٠, 198423 JP 59075754 A 1464 124 JP 153 172435 19821601 198423 ਰਾਸ਼ ਹੈ - 2182ਵ11 1.4.407 JP . 2 137 45 $^{-1} \leq 21 \mathrm{d/d}$ 19821/01 JP 59075755 19840: 3 JP 19°2172535 198423 E AJP 19-21821 15 1 221 75 98 13 37 W 21019070403 GB 2130937 198716 E 1911.2 -DE 333565" DE START 1 . 30 -35 199001 E DE 33 +5327 . ./2 Pr. 1 5 ... 1, 37 199142 Ε त्रष्ट । । । । । । । JP 51 2.30 ℓ_1 199346 Ε 101011 JP 1 111. JP 5945241 19921015 JP 1 174 199346 Ε JP . ٦-JP 52652 W 199346 7.5 Ε dP 1. → (3%) 210 1 10437 DE 3348475 7.1 199347 E . Dn 3. v471. 19050 20 4035 1994-1 0 7.1 DE 339-457 DE 3348116 199406 Ε ed 134 174 1 30 US _ THI. 10 100. / 19941777 US 5369733 199502 TS 136 1921 14 1 60 174 JP "' = ' 199511 E UL. DE 30 43114 C21: 47.5509 199623 Ε DL. D. DE 3.4. DE · 199945 Ε Eta . US 50779 -A 199953 E UD 19.871771 - , DE 3348 776 200004 Ε

200165 E

```
UC .
                              U.: 11 1.25241
                                             . 7
                             US 15 3536182
US 6329979
                В1
                    20011211
                                                          200204 E
                             US 1 · · · · 1
                                                - Emilion 31.8
                              US 1 50 1
                             ns 147 21777
                                              A 19931203
                             US 1 9:197 11
                                                 ⊙ C,
                             ij.
Priority Amplications (no., wind, or . . )
                                                       -19:21018; JP
                                                    = 99.10003 A
  1993. 76 A 16 01001; OP 199310
  198211 1; JP 198211 334 7 1482 190007 335 A 12013 314 32 1001
                                                        .∋821018; JP
Patent D tails
Number
              Kind
                   Lan
                         Pg Drg Maling Notes
DE 3335657
               Λ
                    DΕ
                         103
JP 5265190
                    J\Lambda
                                  Diministra of anyther term JP
1982172935
JP 5265291
                    JA
                                  Tivision of applient in JP
1982172935
JP 5265293
                                  The least might at the CP
                    1.1
                Α
1982172335
                7-1 III
                               DE 354641 L
                                     Lat. monfort et etc. H 3335657
DE 3348476
                Αī
                                  J. Life of pp. 1914 in DE 3335657
                    DΕ
                                  17 La moleculario
                                                      3335657
US 535±733
                              18 Continuation of application US
                          57
                Α
                    EN
  1903574982
                                  santing time . For liquion US
  1956971069
JP 7005959
                                  I wish not application JP
                Α
                    \Delta T
                          13
19821 (20+6)
                CH : '
                              If the slate of 1 at a DE 3335657
59
                                         1. 5: 15 to 1 33:5657
                                              11 15 15 15 15 3335657
DE 3349415
                C2
                   : =
                                     imibatof at.do
                                                        03~5657
US 5507554
                    EN
                                   1 til 1 til 1 k g
                                                       - Julia US
  1. - 36982
                                   Terrination of Juntion US
  15 17111538
                                  Continuous of typlication US
  15015 1310
                                  The contact of plin tion US
  35.1.21
DE 3340.5
                CO LE
                                 Division of multiphtics INE 3335657
```

US 6307540	Bl EN	livision of patent DE 3335657 Cautha time of application US
1983536982		Continuation of amplituation US
1977110538		Continuett waf of limition US
1990505310 - 190301701		Continuation of application US
1994 197451		ion of apple ation us
1994197455		
US 6329970 1963536982	Bl EN	this action of application US
1907110538	J	omning tion of oplication US
10,05310	J	Continuation of ϵ_{tot} ination. US
190521721		Consideration of the Minston US
19941-7441		Division of again action US
19943 + 1		
		Timusi i or jaterny Un 5977954
memory stores A control de information to further inform displayed by the first indi while	required inforvice operates the the indicator. A mation signals is	mation signals. mation signals. midication of image trenomission for a second and inverse may be provided for required in orbits.
changed by a s	eres such input si special divide. Th	egnal: The ign leads the memory may be system in the memory may be system in the memory and is set, provided.
changed by a s suitable for f	pres such input si special divide. The acsimila equipment derting Abstract	gnal: The ign le in the memory may se system inhunce of recomion and is st, processors. DE C
changed by a s suitable for f Equipment A The impressing	pres such input si special divide. Th acsimily equipmen slerting Abstract rocessing system h	gnal: The ign leads the memory may be system in the continuous and is at, processors. DE Contact of the continuous conti
changed by a s suitable for f Equivalent A The image processing par seven without	pres such input si special devide. Th acsimila equipmen slerting Abstract rocessing system h	gnal: The ign le in the memory may se system inhunce of recomion and is st, processors. DE C
changed by a s suitable for f Equivalent A The image procedure par sever an associate disoperation of	pres such input signed all divide. The acsimilar equipment derting Abstract rocessing system in the fametern. Each of rent functions.	gnal: The ign lain the memory may se system in one of recommon and is st, processors. DE C sas a composite processor coing the the is only processor (100 or used for The one of offun order ach
changed by a s suitable for f Equivalent A The impressor proceeding paramassor in discovering for the receipton param	pres such input signed all divide. The acsimilar equipment derting Abstract rocessing system in the action of the function. Splay (202). The key (201) with a	gnal: The ign hain the memory may se system in one of acceptaion and is st, provide trace to reprocessors. DE C sas a compactification of ering the the is only both to the control of acceptance to the first one of acceptance to the control of th
changed by a s suitable for f Equipalent A The imprepriate pr image processing par sever an associate dis operation f the run ion param enter in suc	pres such input signed all divide. The acsimilate opingment occasing system in the remaining the second of the second occasing system in the second occasion of the second occasion	gnal: The ign lain the memory may se system in one of recommon and is st, processors. DE C sas a composite processor coing the the is only processor (100 or used for The one of offun order ach

with a respective store. Difference of a limited to the espered image processing parameters may be held in different storage lengtions. USE - For velocing copy formation only also in filter opier. USF - ipp) Equivelent Alerting Abstract US A The image processor guter comprises apriate and a resier which are mechanisly and finationally separate as such mamor that they used independently of earl other and the name of mage infold the ... is possible in between. The reader is duster an ejerating unit which cooperates with the printer to perform in functions such as the operation function, the image transfer is mother, the essetting function and the image quedity properties of Cunding in addition to a function of a communical impici. The ky satisfies it consists of a purpose a portion, and a soft key portion which as used for optichal creating the copy transfer functions and Lavint functions keys and displays corresponding to the keys. The all lays are lighted to displicing a particle limit of a to a user in \mathbf{coope} it in with a direct, CPU and $c = \mathbf{c}^{-1}(z)$. A linearise key preset **k**ev portion is used for modificating, read to be intentioned image trans: r functions and having the miand modern to key, the total ws and pre. · key display consuming to the many seals one or display the Tiple (a) syindex Termy, Jordional Mondon (MAGE: 18 No. 18 No. 18 PHOTOCOPY; FACULILLE; TYANSMIT; PRIGROS; STONAL, DIFFICATE: ALS CLATE; KEYBOARD; TEX LUNE MEMBER Class Co. s Intermational Classification (Main): SEC 5/00, 406F-30 /00, G06F-, G103 205/00, H04N-003/10 (Ad H. Lund 'Controllery): 0410-003/16 (0.51/127/5), 0007-011/00, G06F-, on the object of the mean that the mean that the object of the object File You ome Europe HOTE DWRI : S. . MILE; PM + 1 - .; I've Marn: l ...h a securing signal in licator will ria'r 'nybor d, and requil. : **si**gn ...

All ring a streat ... in a rabit, which mall on the will not related to image the approximation of the contract of and a memory of the approximation of the contract of the co

of it is an experience of the control

men

...somether display display the class and parties. Murriar impressing inputs of being not despited as a second of trees and injut originals. The signals in the memor. may be clariful by a special degree. The system enhan si mach operati nonno a sultable....

Equivalent Alerting Abstract ...processing system has an input keybo .d

for cluering the image proportion prometers. Each of the function .

(201) is used for several different formings, he continued function

indicate, by an asunclate, slaplay and only after the normal altered aftc:

each openation of the if notion they (2000 with the full a tief image process a parallel of the process of the function **k**ey ' ' . . .

...The image processes system comparison as either and a mader which are

mechanically and functionally separated in such a mainter that they

used in Lopendently of each of der and ...

...b two-n. The reader is it is not or ratio comit which is sperates with

print receiperform many as a lors will tina tina

transfor fynnsee the present of forming a dishe image quality resonsing forms, in the conventional control as well as seen as the conventional control The conventional control The conventional control The conventional control The conventional conventiona

portion,

and a split key portion while it is used the lenally casting the copy transfer functions and having function bys and displays corpul, anding

to this ? you...

... Inheld and meshabit to a user in a operation of head friver, CPU and controller. I function kew preset key problem it past for .

reading of mediting the love transfer Court on the tring a

mode into a key, preset love and prout the clistic a more sponding to...

Title ". A.. The should be lived to the Marker

Oric: I will ation late a constitutional

Orio n i describé:

An in a great sting spat in combining a principal of that in which are mechanism of no real numbers of the they r that they can

be to be object it will be a single of the state of the s image...

.... week the r Lundung and time de de hopperates ... i ::: --> wi.li. my for all a

```
function, the large transfor function to protiting function
the innor quality processing function, in addition to a function
a computational papie . The operant of the multiple for transmit
purp.
key to the grown full to writing the line of the restrict of creating
copy to lifer functions or having fine to cost of displays
cores and any to the second second we have
compared by the compared with a second regard key label. The meshages the control of compared by the life of the compared by
controllers and a function key project by port in which is used for
registering, reading and rescribing the inter-transfer functions and
having a standard made natural key, and lakeys a time act key
disple/3
correquading to the reset keys and ...
 ... An improper resaing system common es a pointer and a reader which
mechanism lly and function of a specited in which makes that they
be will independ with a cash only and to the more, a finage information is partition between its continuous enough to some perating unit to the more and other positions of the source such
the imagin puration of our eq. (if \epsilon , \epsilon
                                                                                                                                                                  Lar tion , the
presents full form and the requirements of the constitution, in addition to function for constitution to the function of the constitution of the c
uni.L
 consider of a concrat purpose kontraction; a soit key position which the
 is
 used for a mile ally expecting the complete in for the stions and having
 function. Next widi there or gress off. I saw it have a wide
 disp" ...
being a control to the control to
                                                                                        abe l
                                                                                                                                       and the arms of in-
 COORC 71 . ..
                               The second second
                                                                                       e
                                                                                                                     with
pontul :
                                                                                                                                   in the improve
                                                                                        a , r. min
which is sed in rotation
trans:
                             a..
                                                                             and and
funct.
pro
key his lays corresponding to said react bets and subject to display
the
 reset...
 ... And company of combinations of monomorphic to the contract of the contract of
                                                                                                                                                                                   ar which
model in a figure and the second
                                                                                              5.
 car :
                                                                                         th to the
                               dir Chil
                                                                                          .i .
                             .s such
 as
the in \langle c\rangle parameters of the state of the present of the function and the image of the parameters of the state of the
```

operating

```
addition to a function of a convention limited. Self operating
cornints of a general parameter which which which
is
used to receive the control of the control of the second having function keys of risplays owners from the first term is a second displays.
      g ted Hilipia wa lah il na
bein ·
        211
with a liver, CPT and controller; will a challent kind of key
porti n
which is used for registering, reading and relating the image
transier
functions and having a . In first mode room in key, preset lays and
key distribute the professional and the first distribute simplex
the
relat position...
... And not go processing result completes a planton and a reader which
ame
mechanically and functionally six be an horizonth to they
can i.
used independently of a shother and the transmission of image
information is possible therebetween. Such reader inches an operating
unit of the conference with the print rate erform the functions such
the is a operating function, the same rank's submerse , the
projecting if matter x_i is the simple operator of the x_i is the x_i contains ,
in
addition to in function of a conventional applementation
u_{11}...
consists of a constal we be known that is a soft by \epsilon -mion which
is
used for reticable are to the con-
                                    to the fire full is and having
         neys and list in our into the list in a list of an edisplays
\mathbf{f}una^{++}
       Impled to display and lab.
                                    bearig
ccc arr m.
with a liter, IPU is out aler, as no sur that hope not key
which is used for registering, realing of resetting the image
tanni.
         er chiline in the rd table in the property and
fur.
pro. ...
key filt, layer storredy (b. ) said from the Loud Ging to to display
tl:
re ::::
...in the man of the following the company of the second
                                              : 1 y
                                                             lile
politic.
which I gerable to imput difference is another took in different
stager
of salistraction to the
                           stem of an in High win on for
displaying information the new relation the other are territories input
of the model of an in-
                                   while a call at the said
                            .ion
        p ...
                                          .15 0.
                             <u>.</u>...
                                    . .
```

in

irtut. of an incurrent on to the smid destiny rates to displayed inflowing nearly heads to be inflowed in the ship is label to infinity on the correct sub-t for the substitute of the form of the substitute bein · displayed in such a manner that it positions by occreans its to said manually operable pertical. In image proceeding system having an appraising section which includes a manually open ble port or which is over the support diff .ont sub -instructions in Nices at stead of an instruction to the **s**ystem and an active display me as for diviluing . formation which relates the constant with a second of the The ly contract position and uin to see a provided a white the restriction of the second s : nj : um mu u m to mause said and open and disc Tikn to it then by the label disp v ...and to change the impleyed into a to indic to the current sub-induration for which the locality operable portion is operable, said information being displaced in such a manner that it is thinked by common pursule as a manual to perall position. An apparatus for thisting a manification of a sq of a phonocopying mechanicans, and green ancient in apparatus. contain a us partial that the contain a finite, describing means f. determinant annification lunch even in ediction to size et an imaq being reproducing copy pass, size; a store means, throwing in respective memory locations applicating to and the words indicate professed conficiency to · · · · · · ...and the size of a reproduced imade; a posterior in an other selecting reapportive one of the minimum location, pair pair again maintail means reading the data word stored in the restrictive selected memory logation and for finning finite to ratio, and a imparity amoreing to tl: more languages, addition and the stury of the energy more 150ii. compositor of Lifetime services and considering a matrix in a Str. ' i:... the regnification control Large problem are the to-r hically ding an original conjugation of the control of the arium, r. 1

```
comprising ralreading unit for optically retained the original image to
    reproduced on the short of the rote line to the livelay reans
    a plus lity of displays regions on the following a Play of Stents,
    and
    for Usplaying plumal in monal information relating to one of i) a
    single it is production by a tion to photon.
    Lice requiding to the children also consists of aid dispendence to thoral impute our consist time and little of the inflation of the inflat continuous consists and inflat of the controlling
                                                                lity or all a position of aid display
    reproduction
    of the riginal image on the ...
    ...c. reponding to the might lity of main as of a id oburality of
    inpu'
    means and being physically separate from a diplocality of input
    means stantant seams for in string to from stal tafford tion relating
    the single image production for all the top to-alectic fally reproduce
    the
     . . .
    ...show of the recognity is orial to much onto the educatity
    O !.
    input of the free limit of stional outside to be court a smithing to
    cont it responsive to a recicular one of all since like of input
    corriginging to the display position and for conveniing displaying
of
    an additional message restricting injury of collisional information from said to broad into a more content the single image
    prediction is atically a
    ...the regimal image on to
                                                                 istact of the residence of the list
    executed 1
    in a topological that the street form to be found that the small said
    plum line i lunut de main input de sin unla i it mai
    i:.: .
    from additional unjury, this and transformed to be and for planto-
    ele
                 1y
    trans mong an images...
     ...lorge road by said residing unit to the Lieuwof this lowerdian
    mater: 1
                          corresponding to the final control between the
    t..c
    a of .
    with the injury function information of the injury of ditional
    function in small
                                                                                   ru :... :.. : a display
                        uti ap
                                                 :..
                                                             origi:
    uni.
                     of the following the small section to the contract that contract the section of t
    for
```

unita is in the than the number of parameters to be displayed on said unit, wherein said display unit is day all of channing the displayed contents and display to thursh kinds of paratters for the information processing; memory means for storing a standard parameter group which incluiss plural kinds of persueters... ...en a with single in antiengle which rister line said regi.' . mear : ...pa: moters as a parameter group access: for executing one processing specation in response to a rejuster in articlion, said means as istering the overal kinds of or a coers using an operation but ton ...operation; display for all means for controlling a resultay on the dispirm sore . In accordance with the register . Trustism so that a guidance meson a information is displayed at a possible on the con-...sele t a single one of said plural inpresents to whice the paratuli el graterial be registered operation of the large out the means controls tii divel with the displantate in such that

```
20/69,%/17 (Item 17 from file: 300)
DIAL DE Pile 250:End . . WPI
(c) I of the Thomson of problem, who has a problem
0003037248
WPI 7/11 NO: 1974-147821/2001/1
Related WPI Acc No: 1987-356745; 1984-14781; 1984-153991; 1984-172414;
     1984 - 178193
Microcomputer with multiple-register process r - has addressable
locations and uses instructions having same bit size and format,
with
reduced decoding delar
Paterd Assignee: EDWAR's Journ EDWAR's Fitter (INTEL); INTO (INTEL); INTO (INTEL);
(MAYE, I.,
    STATE FRECTRONICS IN TOTAL OF THE DESCRIPTION OF THE STATE OF THE STAT
Inventor: MINV DS J; Vol. D: MADE To the
Patent Inaily (20 patent ), 7 Junuary 5-
                                                                            colt billaga.
Pater 1
                                     Kind Date
Nu...bc
                                                                             Numbar
                                                                                                                  Mind Date
                                                                                                                                                        Update
                                                                                                                  A 1 + 31113
EP 11 442
                                      A 19340613 EP 15 33070 -
                                                                                                                                                       198424 B
                                                                                                                      N 1943231A
                                                                             EP 13/330701
                                                                                                                             10 P. C. C. C. C. C.
                                                                             Fe 41 31
                                                                                                                       1.
                                                                             FP 15-33€70
                                                                                                                       \mathcal{T}_{\Lambda}
                                                                             FF 1 397
                                                                             면면
                                                                                                                       zň
                                                                                          , ...
US ... ...
                                         T_{\lambda}
                                                                             UE:
                                                                                                                       Ē,
                                                                                                                                                        198730 E
DE [
                                          G
                                                                                                                                                          198742 E
DE 3
                                                                                                                                                          198743 E
                                          G
                                                                             12 13 1 1 1 2 1
                                                                                                                      US .
                                          A
                                                                                                                                                        198746 E
                                                                                                                      1.
                                                                                                                                    .31.15
US :
                                          Α
                                                                                                                                                        198809 E
DE .
                                          G
                                                                                                                                                          198815 E
                                                    DE 🦠
                                          G
                                                                                                                                                          198828 E
                ·
: ._
                                                    ٠.,
                                                                                                                            7.776
EP 1
                                         10
                                                                             EP CARRESTO
                                                                                                                                                     198838
NCE
                                                                             ET 1 197
                                                                                       ) j.
                                                                             F_{i}
                                                                             mB I History
                                                                                            33: -
                                                                             FP
                                                                                            12C
                                                                                                                       . 1
                                                     C ;
DE 3
                                         G
                                                                                                                                                          198844 E
                                                                                     J1690
                                                    ٠,
US 1
                                          \Lambda
                                                                             HS
                                                                                                                                                        198916 E
                                                                                     3339101
                                                                                                                                    - , - - - ,-
US :
               · ,?
                                          A
                                                                                                                                                        199046
US .
                                                                                                                                       д · ;
                  :
                                          I_2
                                                                                       : -3€
                                                                                                                                                        199130
                                                                                                                                                                          Ε
                                                                                             Ē . J.
US 5%
                                          Α
                                                                                                                                       12 10
                                                                                                                                                       199337
                                                                                                                                       31119
                                                                              1. 19 - 338
                                                                             1 : 15 1 10.
                                                                             P 1 2
JP (77 151
                                          \mathcal{L}
                                                                                                                                                        309442 E
                                                                              7F 1 3031.3
                                                       ــر نام
                                                                             IJ.C
US 🗀
                                          Α
                                                                                            35 ...
                                                                                                                                                        199543 E
                                                                             1 -
                                                                                          SC Day
                                                                              S
                                                                                            J6')
                                                                                                                                            30
                                                                                            360
                                                                                                                                            27
US
                                         Z:
                                                                                            355;
                                                                                                                                                        199612 E
                                                                                            693 ·
                                                                                                                       r.).
                                                                                            )6(
                                                                                           ·36·
```

```
A 1 1116 199620 E
A 1 11 19
US 51 13
              A 193047 13 1 3552027
                           C3 12 291 3
                           US I Sur or or
                                            77 - 30
                                          Α
                           t 1 160 c
                                          Action
                                3503
               B1 2000000
                                          A 1 16
US 6414348
                                                      200248 E
                                             ...09
                           <sup>1</sup>S = 693 **
                                          T.
                           i .;
                                .060
                                                030
                           US T
                                ·366
                                          . .
                           US 547
                                            2.
                                                303
                                8331
                           U
                                          . :
                                                16
US 21 15.11
             7.7
                                350
                                                      100316 E
                           [
                                               1209
                               593 3et
                                          Ú.
                                             1 111030
                           TH 1-160306 -
                           101 (1) 800 (9)
101 (1) (2)
                                               1.007
                                          \mathbf{A}
                           (8 100.50305)
                                          A .14 5 03
                           UC . 7. 12 11
                                          Prior by Applications (19., kin., once): 7 200333 5 3 4 19821126
Patent Details
Number Kind Han Eg Eng Milin Mores
          A :: 107 ...
Regional Designator of the rigins
                                DE BUILDE III.
EP 51 a. b.
Regic al Designated States, Originals DE FP 48 17 No. 17
US 52 1693 A F1 41 18 tentimodilin ht polication US
  10-1553027
                                Division of application US
19869 8380
                                Divisi of pater is 4967326
JP 61 0551
                                Davis with application JP
                        4:5
                   J'A
1983231453
US 51 24 11
               A ::
                       1 3 Continue of Alication US
  3 34.3027
                                Miving A children US
19865 .
                                Dividic. of application US
1990
                                Division of pater: US 4967326
                                US 5491359
                           18 inthe lich of plication US
              Α
                 F.1
                        4.2
  19-3553027
                                Divi. . . . f app to tion US
1986 € 5550
                                 dvin fargli tion "S
1991
                                dvid n
                                                US 4967326
                                 ivan c
                                                  C 52:3698
             ivan C
- A Full 40 to louted time of
US 5 . .
                                                 . Loation US
  10 35 43 027
```

```
Division of application US
1986118381
                                       Divisi of application US
1990(1001)
                                       Divi.: Ui ha'r: US 4967326
Divis: of pr : US 5243698
                                        Continue for af a Mication US
US 64113€3
                  B1 E:.
  15 1533027
                                       Division of armit tion US
1986938780
                                       Division of application US
19906 1506 1
                                       Continuation of application US
   15 + 356489
                                        Continue in of application US
   19,50 0295
                                       Divinion of patent. US 4967326
                                        Divi... : : : : : US 5243698
                                        Junting tuning Equations US 5491359
                                       Conting tion of a disation US
US 21 11 34544
                  A1 EN
  19 - 133027
                                       livish of app - Lion US
19869 0330
                                        Divi.
                                                 of acris vion US
19906 15 16 1
                                       Continue ion of a plication US
   19 € 1189
                                        Continuation of application US
   1995472295
                                       Monthson non plication US
   151 77925
                                       Divisio of parent U3 4967326
Divisio of parent U3 5243698
                                        Jonti: 1: n of wint US 5491359
                                        Continuation of elent US 6414368
 Alerry Abstract EP A
The it recomputer comprises a processor of a minure, the processor being also to execute a number of operations, the program
instraction is of the process the contraction is of the north size and because the
                                                            size and has
same format of bit positions, predeform: The entropy being function
bits inclinating a regulard function, the seal of maned positions
cont. The designating files.

The desor includes a number of legist of in the decided by data transfor appts, one being an operand regist of A to a ray memory has
location to respectively receive the force in the bits. The
transfer appts, includes circuitry sur 1 1 1 2 2 2 2
                                                           sstruction into
temporary and for loading outsit to temporary
```

```
stora
location into the operate megister. . de to
                                          is priviled for
controlling
the transfer appts, and registers, a list gons: the function
bits
in the first temporary memory location.
 Equivalent Alerting Abstract US A
 The migrocomputer system comprised a sin to introduct of circuit device
providing a processor and mamory .
 The processor is arranged to execute a . In the provides on data
responds to a program condisting of sevilal instructions for
seque. ' '
execution by the process ru
 Each instruction included a set of the one with which designate
required function to be a cutod by the
                                           essc .
  The recessor includes several registers with data transferred to and
Each instruction is received and loader and loader into the of the
processor registers.
 Data transfer and registers responsive to the function bits are
controll a to cause the arrange or to open to in a contract with the
functi : bits.
 The memory comprises an array of memory
                                           dells i widing at least
K by: A RAM for storic to program to be executed by the processor.
 AD IT BU - Improved officiency and the
                                           it of a supermouter.
 AL ..... - (13pp)
Equival at Alerting Abstract US A
       Lights is establish whithin the in the firsthe process,
complement network and address Allie memory of micros. A first Loration
point in
is coursing doing a first register employing on or not a second registers
for
                                          to the the cosp.
storing righles or other lafe lation rese
  In a unitions form the memory are characted in a unidance with the
program, each instrumula having a data time a function
portion The function purrion has ats and left sate a selected
fund in frume medical and limitable functions. The most one set
inc:
           fraction of the a stru
a ti
                                           es. Day of the lata
por:
       It length loss that the number co
                                           is which would be required
have:
to
         crust / each if the address ole
                                           ****
                                                    -1 -1.
add:
 7::---
          i - Indrese i i relina e ed. 1
                                           Coffi . Toure .i.
ava:1...
mem · ·
         127.
 7.1
       317 - - - 5<sub>27</sub>,
       onhold daing a common is A
          or minute. The investment of the
                                           : 1
                                  1, 3
Prc .
```

```
can be cored in the on-chip RAM. One let a wariable of each process
to be
execut of is a workspace of inter (WPT), and each process has a
work as identified by its VPTR. For each as class, directing of other
various is a latine to the unread PTT
                                         Trio matina
point of Logist of (MPTR FF). Memory add to a carious are formed by
comb. The the continue of the region
                                           excepts a rand the
oper in
regi .,
 or to contents of the Adequater and to the grants gift re-
                                         achieved by forming a
  Schelbling and descheduling of pr. esset
list within the several emericances for the
                                         tive
 promises. Each work para identifics the
                                         rkspan, nointer of the
next
process to be executed. Wash workshops contains in a mory the
iden '''
                                        granut lifum that
        mion of the most instruction to
rest.
problem. Rach microc mputes hip can be and his said by to other such
chipm to pure entire ground orbits to will be an accommodated invalid
chan:
      That's change halo and two regions
                                          no tu in sas
ident limited and one for Ata. Communic . ... are symplethical
 (4.
Equiv one Alerting Wotract US A
 The Legendonium communities a meaning and a production to execute a
number of communicating and and care of these teach them. The
  mic putch andimo
                     and less for individual or recompress as
well.
as a filledrick of process's smalth execution. Processes may be added
the type through next process indirestor languages and cause the
next.
      1.
pro:
                                         mulli . H between
A conclusion larger than the lynchison of
      of procedes and famour poor or introcation of
CON
                                          nonega. The synchroning on school
micro
collection or terminating execution of the current process.
  (4:
Equiv John Alesting Abstract to A
  The to had involves communicating lata hotomen process in an array of
  The second chip of semi ment has pre-
                                           at respondent hip RAM
         luy : u-suar limb intinti i li:
                                             :: V
                                                  , <del>,</del> , ....
comb
chan .
and :
      vita il di dilari
                         gibte. The regular contract and an
       . ....
                 ~ · ·
  Ξ٦
      sync.
arra:
      E LEY
                                  ice.
      no an income man manns of religion on and data portions.
  Co:
        From More reducting an increase of the condition or protect occur by
  Sc:
      . sr .sf :
formi:
```

active process. Each workspace identifies the next process to be executed and the instruction for its war process. ADVANTAGE - Enables a sputer to operate sindurgently with other computers. ADVANTAGE - (AC, p)Equivalent Al Stime / horact on A In the system different inflatrations midrocomuters on an integ ated circuit chip with an on this remore use light traitmak this holds a sequence of instructions for exchanion by machine processor. The RAM is protected from noise from one in transistions that operate independently of the CAM. Generally, the configurations involve or relate to a substrate, with first and second isolation equipme, or first and or mana isolation whose, or the small man ADVANTAGE - learning of the for yould a microse amputors with rapid communication between constant or oses ADMA**NTAG**E - (+1, 5) Equivalent Alerning Abstra " US A The microcomple include an interrate of all divice with processor and memory and be municable a links arranged to recycle con-shared connections to limit a links of other microsquaters, the lines include mensage combined surface on operation of the marks of midrodompt ma. A circuit control to little transfer devices the ministers, and responds to function bits a cause of the costs to to in accordance with the bits. The function of the sudge on or the functions which cause control circuit to 1 a section makes into the temperary memory of communications links. This is so that mes are transmission through the links can be sinchronis d. ADV/NTAGE - Provides implificammunication but on concurrent processes. Equivalent Algoring of the act to a A micros of the companying an in-coip page of and an un-chip memory on a single and grat form of the Marking of other fisew conductor material of a clust proceed action memory conum ses storage locations inch pass time ensise TUM of the by the device at le st 1K bytes of storers, par industry including: 'a) an inclustion of constit for dragging instruction str are locations to could grow · in the sin · ir. :atic (b) n instruction disting insuit t said in truction storade le di sit de l'inveni institut de frenchie locati n., c) an introduction in residues id instruction

receiving circuit for the carmy is structions on aimed by said instruction receiving dirauit : (d) a plurality of on-chip translators (prising directiony operable) independently of the operations of said F (e) a first isolation reform in rold such ate, said first isolation region being of the same type of material as that of said substrate and containing all of said memory cel s of s id high density RAM array; (f) a second isolation or just reparate from add first isolation **r**egion and being of the same ty a of momerial as the orf said substrate, said ${f s}{f e}{f c}{f o}{f d}$ isolation region into inity ${f s}{f m}{f e}{f c}^{f r}$ d translaters which are operable independently of soft uperation of old lety and (g) isolatio means and in a dissubstance for contating said first se cond regions, who range on a nine domisity is located in the same as said independently chargile transistors of is protected from noise **d**ue to independent crasalish of said fransist no. Title Terms/Index Terrs/Administral Words: C.CHOTTHUTER; MUNTIPLE: -REGISTER ; PROCESSOR; ADDRESS; MEMORY ; LOCATE; I CTPUCTION ; BIT; SIZE; FORMAT: REBUCE; DECOME; DELAY Clans Codes Immenational Classific learner tribute IPC - Level Value - dit.n. compact sion 1. 2. 5.1... GCGF-0015/78 A G13F-0015/60 A 1. 1. 2501 306F-0009/30 A T F R 2-9601 300F-000 /318 % : E JOE KI CUEM-0009/34 A T I R 300601UI G16F-0000 155 A GUST-0001/16 A I 1 2111010. : 160101 G061-0000/48 A I 900F-0001 52 N I L T C133-0025/11 A 1 HO1L-0021/731 A 1 h R 20 A0101 F015-0021/620 A. T. L. F. SCAC 40 I I 3 I 1.111-0027/------CC1F-0013/76 _ 401F-0009/31 C . F G017-0009/312 J ·Ľ 304 84 300 /04 0 act 1-000H/45 1 GII Y-U Y-Y C I H0 1, 121 4 C US C' sail : tibb, I cm 15 1201, **395**1 17 mul, 150,0000, 537E 111.1200 3 50 01015000', 1 LTG 1, 1231 . 15 351244000, 1241 . 110, 004255500, 17-11 1:24460', 125. 11 14071000, 11267 . 557 / **,**

364271300, 364271500, 364280010, 3642810 364281800, 364284000, 364234400, 355400000, 354D15301, 564229 70, 364229100, 364230000, 364230309, CC1231400, 104221600, 542328.0. CC1242910, 364062400, 364 62810, 364271770, 20412120 5 342712 . 3 418.500, 364281400, 364 628.0, 364270 3, 74.1123 442717 , 4 181303, 364281400, 3640 1600, 1953250 0, 2 61 130, 35375 , 3 3013001, 364212800, 395 1000, 3 8000 , 114 10 1, 542417 31. 4000, 313000000, 361 30300, 3 4102 1. 10 10 , 357371 10 10 , 573 3000, 251 3000 1 251 300 10 , 10 1 1000 1 10000 1 12014000 File Segment: 191; DW: F - Hass: TC1 Manual Codes (EPI/S-M): 101-F13 ... has addressable memory lengthers and wes instructions having bit size and format, with reduced decoding delays Original Titles: ... Impation set for a morning mater... .. Illi recomputer with a position of functi Alerting Abstract (I.T. en integral sterror of last a processor and a me try , the program of the process of the second of the s bit size and has the same format of blogositions, predetermined local considering if fourthform is a sale matter of required a motion , prodetermined positions of their data designating sits... ... now were of an rishess is meanness of by doja transfer approximate being opens in a jistor. A tompose of two has a first one to respectively recent the fraction of the first of the fraction of the first opens. circuit; for all repair and transon last that my onary memory for a multiplication to the order of proparation the line into the open and region of the second of the interesting the transfer and redistors, but it retarns to the foretion bits in the first tely acry memorry a lat ... Equivalent Alartica Abstract ... in microscope system comprises a single invegrable direction described by width of the person and or manyp. come mila ememped to the place windows of the ratio of the data in to home a series of the property of the control of re. sem : north protection ...
Soft ratio literature designate ex .. : :. re and further hold exclusion the concess. ... to instruction is not in tauliloa and caded into one of the promissor registers...

```
...Data transfer and registers to possive to the function hits are
controlled to cause the proton, in to operate in an ordance with the
function hits...
 ...The memory complise of arms of memory will be providing at least
On
Klytes of RAN is storing a program to leexemited by the
prodelfos...
... A workspace is comblished within the component for the process,
comprisin several restrict membry to this A first to ation
point r
is contained in a first regi ter employing on or more...
... Instructions from the rest years obtained accordance with the
product , each instruction larged a data portion and a function
postion. The lanction continue has lits where in indicate a relected function is sum a set of plentable function. The function set
includes
a types of function . Till of the instructions . Each of the data
possions
haves a bit length I as than the number of hits which would be required
address directly end of the address ble
                                                                                      nry locations...
...AP ANTAGE - undreshed operating speed. The officient due of
avail 1
memor Jace...
...Th imidiod moute, include we of PAM, R. I. remotors and an ALU.
Programme in bounders this the reschip RAME are to 1 years the of each t
paude to to ...
 ... relative to the curr . MPTR, which is an end in a workspace pointer
register (VPTF REG). Memorin address locations are formed by combining
contents of the work pace pointer porister and the ...
 ...id attities the reliable printer of the automores to be executed.
Each reclurate cent has in theory the less if roution of the next
 instruction to be encounted in that prosper into parcess. Bach
micr on ter
chip . to malen musi Mirth. . .
...The window the limit of entropy of distributions as execute a number of much products of the state of the
...The simple chiefficate m_{\tilde{p}} were has pr_{\tilde{p}} as stread in on-chip RAM
contined by a quared commission will in more all rain an input
ch mmul
an : an output channel . . .
...C i table hit bis. instructions have scottly and detail
porti f...
 ...in the take the in mainless the manufactor to be executed and the
nent
```

instruction for its only the ...the system different outfiguret was of a some success as was in's aced cited to this with an un-chip memory use high density RAM that holds a sequence of instructions for enecution be an enothing processor... ... The microcomputer includes an integrated lineart device with and some rear i come by the time links areas. I to servide non-chared comic i. to inite with the number mice oraput on A circuit controls in any transfer device and a district as, and resconda t function bits to take the second part to respect accordance with the bits. The fur harm to be important or a run stood which cause court. I directly to lead pointer values into the temporary memory of the communications links. This is so that mess, a transmission through the links can be... ... A les commetants delicit and neclaints described and tacking memor on a single integrated circuit chip having a substrate of semiconductor material of a first type of the season a car cripitaes local no inchiling a train example thou - m, rills wing at least ... bythe forther, said mile superfer inches 3 I am instruction printer discult for likestring unstruction **st**aruna locate must be a truly program instruction. ther stromer. ...b) an instruction recribing circuit concleif said instruction story and action from the image will this control. Them this stor or anima or locat ma... ...c in instruction representation of the field instruction recommon library for the children as runther than a library of 101 ins. recent ing direction ...the same three formular class that of secondary the and doutaining al: of a literature of the cold light dunsity to be well

Original Aublination Inch by Nutlimity

Title To animate and the cyallicional Word

Ordy . Zhatr its:

... 77 7 302.

Mic. That the day is A nominated on sisted in the different device

MFT TY; ...

```
having addressable memory locations and a promissor with a plurality
registers (60, 5), 65-70, 69-741 arranged for secrential execution of a
plurality of instructions each instruction bound of the same bit
size q hard that s a format of bit point , one with E bit
position oping for the bits and other being data
bits.
Such instructions with the processor to process with a reluced
numb .
of registers (60, 63, 19-67, 0-74) and red sed the place in decoding
inst. Atim a .
 . . .
... A dicrocomputer comprises an integrated firewith device with
and memory and norm district links arrang its provide non-shared
of
RAM, I.m., register, frich AIT. Program und benweren in the on-chip
The first local variable of a chaptocass...
...ie. dura to the commont 12 hi which is a more last orbinisms pointer
regiment. PTR . G) . In threstions have commanned thesis , having a
function portion and a data portion loaded, respectively, into an
instruction buffer (TB) and an operand redistric 'OREGIT'). Memory
addic locations are formed by combining to a correspond the workspace
point of register and the ...
...or the new stands of the A F minter and the special regimeen. A set of
 "divide the sent open tooks Educated Erron REG office Lond of an hooms" use
the
OREG in test ideals orbin functions into him data from
region :
other than the operand of the r. A. " prefix of " for action (PFTM)
operate leving long but let all Scheduling and I substitute of
proc 3.
are arbitred by...
 ...i Dubifi a the worker be printer of the tixt strikes to be executed.
Each tork, ade ontains in memory the identification of the next instruction to be and to be for that respective to coast. I "list
pointr
                           Thus I'm to errosin...
reg:
 ... A greater a black that a ed, sincle or in the magnetic modules a K
RAM, I design the analysis of Program of the second for in the co-chip
RAM.
The first isgal waring of the
...r of the state of the state of the
                                                                                                                                              and company pointer
regi el. i.G.. Instr dins are so com it sinc hasing a
                   and provide the analysis of the control of the cont
                                                                                                                                          ivel in an
instruction of the contract of
```

```
address coasing one formal by combining to a contrast of the workspace
pointer register and the ...
...or the contents of the / Degither and to one rand endotes. A set of
"direct functions " obtains ata from OREG. "Indi: to functions " use
             charts to identify this is functions of this ognitive from
OREG
registra
other than the round modition. A " pre" ag " a motion (FFIX)
open the naming long bit lengths. Schedull, this could bling of
            . . . .
proc
are is d b,...
...ide thirds the surface of anter of the laxt process to be executed.
Each of rape counting in a mony the identification of the next
instruction to be an ored for and respective process. A "Disc
regarder (LPTR REG.) collegates in...
...A regrammable, his speed, inglachismis shower in ludes 4K
of
RAM, and reductors and on this Program on both conditions on-chip
\mathbf{R}AM.
The figure local rariable of each process...
...r which to the current Wall, which is dipre in a walk pare pointer
region in TECR MEG . Inturations are columns on six laring a
                normalized in the strip thousanded as a firstly and can
funct.
instruction | 1 /fer (1 / 11 ar operant : dist : 4 / 17 ). Memory
add_ of logitic park Troughly combining of content of the markspace
points a sugartte such
...or the month to of the Not given and the open of register. A set of
"dir than we're in the fee out to find me " use
OREG instends to identify other functions obtained data from
regin in
other that the granting burn. A " grefs and to function (FFTX)
dev⊕
open which in doing it leads as Schedulier and to have ing of
proc
                   d 1. ..
are -
...i6 suffice to the second interest the set of the second constitute. Each subject to the second control of t
poin :
                             ي بني
                                                        5-
... A constant in our property and consider is alreaded to
ежест
a plantling of comparent parcesses and there into time....
...S. ... City lor momp the which program star of line within RAM
                 The least has a control of action limb from the large of its transfer to
cha:
```

an :

្រាប់ មួយ ខេត្ត ប្រ

```
... we describe that it is the procure on a child as a workspace. Construct blue is x \mapsto x + y = x and average of the space of its portions.
School hig/descinius. It is caused in can, might by
form .:
a 1: ..
...A : icr computer comprises an integrated circuit device with
and entry and communication links arranged to the wife non-hared
come tiens to similar links of other microorgans, s. . .
...A for computer computes an integrated like a device with
prod...m.
and rewrey will common this links again of the provide non-chared
connuit notes included the following control of
... In the impage to come and an externated his size it. The with
parakakan
and compared and companies and improvide non-shared
connect in to similar links of other micromputer....
... 7 cresommer or masses on interpatric sircult is size with
proc
and error and communication links arranged to recovide non-chared
connections to similar links of other micro popularity.
...A in conduct compares a integration into tractice with
prode
and
           compared and the friends of the formion for the minimum of the compared of the
The \mathbb{R}^n recomputer domynime. In processor and a memory , the processor
able to subject an ober of operations in response to program
                ers . I the instruction is of the same offer size and has
inst:
               tration with profit ons, predetermine the city on being function
bits a lightling a required function, other procedured positions
contains that do instance little...
...number of reffeters inhere innected by esta transfer appts, one being
open I being the unit of a respectively record and in the last of the line and the includes
circ in for a colligecal listraction to both to arraby memory
              The bits for a riverse such temporary attracts to the
for
opens, and independ of lamine in provinced for each interped to aster-
ap: :
              on ro, and form in sive to the former block in the first
a:.:
ter,
           LEMES / ......
.... to lot , ratio the mass in a mix to . In having the
pron
              . 1
II. . T.
              .... in additions to the large local is the program defining
instruction to be no tail unid moult to the control is inq
w:::...
```

```
the control and continued for the process, the well hope incomprising a
   plum a reflacio directala remory lo tima, e paling in
   the value of the able to a lacel with the later of subablishing a
                   of on conditions works age, ordine as
                                                                                                       filet rigi ter
r compact is sail it can problem, interining the time
                                                                                                       one from Laid
   chipton indicates of instances of instances
                                                                                                           while the came bit
   length on the age of the contribution of the position as a contribution of special bundard in provenient of intribution of minors , and of said
   instructions
   having a data portion and a function product lected from a set of
   selected be functions , (b) each of said data portions having a lbit
   less that the number of bit to thich would be regulated to a dress
   gine n. A.
   each is so what is small remove location (o, is response to an
   instruction of a first type, combining to contain a said direct
   with real aca person
                                                     said instruction on a indicate procy
   adu. 😁
   a. come define softens of most for the process of
                                                                                                             order the a
   tman . . .
   information using pairs an early address, and do an ephonic to an
   instruction of a spondity, and chining to contact, of a second
   with all data permanner said instruction of the second type to
   an all with ble is amony to thirm and performing the market of
   ini
               ui)
   using all now in lastin, said first in any legitters and each
   o.f
   said of isable a organications have been again to able of
   hoi :
             retore and one of a differential and one
   . . . < '
                   of a spitch of the spitches and the spitches device
   havi.
   a process manifesta by the term of December 1 to the integrated
   circ ...
   demin , and a plurality of ...
                      comprising a not only of interior of the group a kinquit
   .....
   d:
                       The fight the grand cocces with
                                                                                                             hrwing a Durality
   o:
                                           in the step tool:
                                                                                            ): t
   in tr
                      . 8
                                                                                                             i ed. to himcuit .
               and the second of the second o
   .. a ipo milatografición in deserre,.
   CC:.C
                  NU T
                                                                       instance
   p: ...
                                                                                                                         71 17
   i:.::
                 .ç
                 distinction as order as a rong look of the constant channel
   a .n.
   o:
```

```
the first or school type dimending on which er...
...the paralist corated mixture givide or and distinct integrated
device, the sequence of instructions in proven incorporating
said
compliants in feature library healing the shade had filed, of that type of
chem . . To red by the learn addressing .
... A disabouption of the Long on on-chip of these of dian one this
memo
on a lingle interest. I rich it only having substrate of temporaluctor
mater all of a first type, a crein said on data armory of malises
stor: .
locations including a high density RAM of memory cells having at
byte: for organisation of materials
                                                                                   point a discult for addressing anstruct: storage locations to
promam instruction therefrom (1) all offer then receiving
cii tiit.
coupled to said instruction storage leaf one to receiving said
instructions from savi cations; (c) a. Lastruction accorder circuit
coupled to said instruction receiving countries reading
inst .tions
received by sail another tion receiving discuits all a plurality of
on-of in the made into its ingle probability of the above opened by of
1...the structure of reactions as that of the out-timer and containing
a...
of a 1 summary health of a ad high denote Rell city; (it a recond
is little region of that from said...
... I for a character with a major contribution of the continuous and
an
oned is vitable membal in a bingle into the district his having a sub-
chip
write the memory for rights a high density energy of themony colls
havi:::
at we make You you of the large, said into a non-resolute only including
mamor of the content of said in . The appropriate of
adint .
on-of it may not some item a minory big inique camely of the Open on fluid whose many (chart to the open said
                                                                                                 raid famory cells
                        m im - www.jd...comai
c: :
o:
section, bedoming months and you'd assist to able to come an said
             on the flow of a first 10 lat on a
... o a arming some or said additional traming of the bespeciable
indep significant by smaller of said \gamma , and \gamma , \gamma , \gamma is \gamma ) and
          or into the contract the contract of the contr
isch
                                                                                                of the transitions,
s ::
supplies intimate on the variable propagation and the little and an
ir a
                    with the term of the contact and cave
wł. .
                                                                                              chip as
```

```
... As categraph of the comprising mon-clopped corr, an on-
 ROW hylding micro instructions for the puncessor and an on-chip
 writt. te
memor on a single interpared circuit chromavine a submeat of
 scale aductor interial of a first type, which hald on-chip critable
memory of this side high describe array of remote the having as
ond 7 mill of ht rac
                                                                 and in grated classic on the factoria (a)
meder
 array in a circuit year is clip; (b) your ality of thit and on-
 trans of the community and the operable independently of the
 oper to a f
 sat there one,; the first isolation region movid trup, said
 firat
 isoforion region contaming all of said recorp to lib of said high
 mem or servey; (d) to be in isolation region on this difficult rate
 from :
 sali First isol tirm resident...
...ct trining some of said idditional transistors which are overable
 independ of yet railer rather of said a rore sarray, foll() and
 ied om immedan istra said first as necent addition of ons,
 scrould fit the plantage and adjusted adjusted and an end and an end of the landon
 in.
where and him density remorp array is local to be the same chip as
 said on I pendently operation additional transistors and notice
... As integers in the site big comprising countries the nine eleminary and an
on-one vritable medury and single inter ded input of laving a
substate of semicominator material wherein sold co-dring that
mom tv
compliant we have a unlit, armore of memory chells larger to be one to \kappa
b....
of section, said integrated first it chip it sluding about any array
 to not your on oil wife id remony were the divine to rable to
state of the second constant of the second c
 ...com rights place the of additional on-chip transistors operable
 inde a culty of the operation of said memory appropriate at
\mathbf{r}
                  or and ally, the first isolation rigion of the more and
m~ma∋
                              is highly and processor arrays, s) and one is lation region
С ..
o:
 sail a rape of first isolation region, contoning come of
s id to the total to the control are operable in the first of the control of the 
brings and a front and a mind isolation agains, nuarely and high
c ... .
```

sid in goldrelly on thing additional transist or and in...

memory a law in located on the same chip as said independently

operation;
additional tomass presentations.

```
Set
      Items Description
    1471788 CONTIND? ? OR INSTRUCTION? ? OR PROGRAM? OR EPOGRAMME?
S 1.
? OR
           CODER OR CODING? OR FUNCTION?
      378164 S1(5N) (MERG??? OR FUSE? ? OR FUSING OR UNLEY? OR
           OR UNITE? OR SYNTHESI? OR COMBIN? OR INTERMAT? OR INCLU?
OR II-
           HITORPORAT?)
    1227331 ENTEN? OR FREDICAT? OR PREFIX? OR PRE!)(FIX???) OR
SUFFI
           OR MILL OR MODIF?
S4
      2775954 SL ///D C3
S5
      3:061 S4(FN)(STORE? ? OR STORING OR SAVE? ? OR ACCUMULAT? OR
KEE-
           P?? OR TRIT??? OR UPDAT?)
      $73975 FIREFER? OR NUMBER? OR CACHES OR CATHEMATS OR LINUES
S6
S7
             Lu(3H) (PECIF? CR INDICAT? OR DESIR? I LE BUIA? OR
      102649
NECESSE
           OR CEPTATHE)
      221063 (VIDTH? OR SIZE? ? OR NUMBER(2N) (BIT CA
S8
BITS); (5N) (EQUALS - 1
            ON ATTOLERAST OR COMPARABL? OR EDENTICAL? OR EQUIVALEN? OR
SAME
            OR SIMTLAR)
      2000 (COTHE OR CIZE? ? OR NUMBER(2N) (PTT OP
BITS) (51 MATCH:
           OR LAWYER OR ALEKE OR AKEN OR CONGRUENT ON CLASSIC DROP
INCOMMO-
      TELEPHORE OF SIZER REMOVED (20 CONTROL BING))
       13746 SU(5M) (CHECKS OF SIZES SOR NUMBER (200 DEFECTS))
S11
         S12
S13
File 148: EUROFEAN FATENTS 1978-2007/ 200738
        (c) 2 107 European Patent Office
File 349: PCT FULLTERM 1579-2007/UB=20070913UT=20070900
        (:) 2.07 NIFO/Thomson
```

```
DIALOGGE For a Caston OPE of FACED IS
(c) 2007 Emportm Latent : fice. All rts. reserv.
02055169
Routing and forwal ling table management for network processor
architectures
Verwaltung
                7011
                       Routing-
                                    und
                                           Weiterleitungstabellen
    Netzwerkprozessorarchitekturen
Gestion flune table d'acheminement et de reachdringment pour
des
    architoctures de processeur de reseau
PATENT ACUTTOBER:
  Rain we diction a common partitions Software Division, 1. 1., (4440140),
    NW 116th Street, Des Canar, IA 50325, (US), (Applicant designated
    States: all)
INVENTOR:
  Schriderer, Curt., 1905 III 118th Street, Dos Moines1A 50325, (US)
Lyons, David, TheO NW 118th Street, Des MoinesTA 50325, (US)
  Steam, Rick, 1188 EW 1.00h Street, Dos Moines EA 50225, US)
LEGAL REFLESETIATION:
  Patientane due Aleistetter, Schurack & Skora (102941), Balanstrasse 57,
   81540 Trinchen, (17)
PATER (C), No. Wind. Dane): EP 1657633 Al 0e 517 (F.S.)
APPLI .. . TOC, , Dar .):
                           EP 200 WG. 75 0211 0;
Gii;
  HU; \ TE; \ TF; \ TF; \ TF; \ TF; \ TF; \ TC; \ NE; \ PF; \ PF; \ RO; \ SE; \ SE; \ TR
EXTENSIVE PROBLEM STATES: ALGEBA; HR; MK; YU
RETAINED DINEAU DOUGHE'S) - FN ''N):
  EP 145 143 EF 70 DOWN 13
INTEREST. I N.C. TE CAT. ( '8 + ATTRIBUTES):
IPC - Low Malk
                   lition Status Version Action Son School
  go Alter /ac
                 7 I F B 20060101 20060322 H EP
ABSTRUCT BY 16 THE . . .
   A non-model wither he did a network processor comparing a cure
  processes and at least one microengine in operative mamunication
with
  t:1.
           problem is provided. A table comprised of \phi_1 lurality of
  ent low with an alliest a consciated ther eigh is built, wherein the
  entries are a solund his machinally according to an LC-Trie
com : 1 i
      ith a cyreath about the laddresses. An Information macket is
  . . .
                 He was er system, whose in the information packet
  Υ.
ha o
  - 2
                     s. . podated therewith. The telephone marched
          OI.
usit
 an I. -The big is
                   a gorithm to find a match between in II undress of
  ent of a character of a decrementation 19 address of the information
  par will invest to the suchet is transmitted to a for raining 12
ar in
     is the complete the TI of the three singlests of the three is
```

13/5,8/1 (Itual 1 from Sile: 348)

```
provided to any amendate communication between the core processor and
 mi. I ljine of the network processor.
ABSTI IT LORD COUNT: 245
NOTE
  Figure number on first pater 4
LEGAL DELITIS (Ty), 1915 Pate, Kind, Text):
Application: [751] Al Published application with reach report
                  18 (14 Al Title of inverti n ( or an) changed:
Chan :
20060 1
Chan:
                  1 34 A Mills of invention (Endi : 1994)
20060 14
Charte:
                  060614 Al Title of invention (French) changed:
20066 114
Chair mi
                  Offs13 Al Tible of invention (Griman) changed:
200€0 +13
Chat jos
                  060013 Al Title of invention (English) changed:
2006 11.
Cha∷ e:
                  # 413 AT Title of invention (French) changed:
2006( 1.1
 Charra:
                  16.108 Al Mitle of invention (German) managed:
20061.19
 Chair 😁
                   I 10% wi mible of invention (Applied) chan air
2(06.
Cha. :
                  to full All Title of invention (F. ... chan ed)
20061 8
                  07 M24 Al Title of invention (German) changed:
Cha. e:
20071 14
Cha.. :
                  20.124 Al Tible of invention (English) changed:
2007
Cha :::
                  C70124 AA Tible of invention (Franch: changed:
2007 7 :
                  1. .25 Al Tiule of invention (German) dianged:
Char. 🖭
2007. ....
                   1 421 Al Little of imment. A 1 glicht thanged:
Chail ei
20070-25
                  of all at mittle of inversion of the medical di
Chair i
2 370 E
LARCE OF (Publication, Troce for ), Application of English;
Engle :
FULLI IT AVAILABILITE:
                          ·maite
Avai'
      Text: Finguage
                                     Word Crunt
      MIZIMS A (English)
                           2000000
                                     1484
      THIS A (English) 200620
                                     14137
      Life count - 1 nument A
                                      15021
Tota
       . i count - Jrrument R
Tota
Total and Count - 6 numerits A + B
. The room of a Table
                     uminal lear mode. Our grange
3,
                     greate that you the
  Ξ...
       . Toult b.
                                            . e
                     tomath fles being to the first Hard
      . E ent fi r
  nu
funct
       the number of bits in any community arong the set of
  . . . .
       is bein trickled by the Build function; and you - the first...
  .:.·
...C = 11. Skip fur thich that exhaines the first and last entry in the
```

subsited and for a common prefix of bits, the number of bits in

and such prefix comprises the Skip value. In the initial call to the $% \left(1\right) =\left\{ 1\right\} =\left\{ 1\right$

Build finction there be not...

...a TograteBrows function that examines Toof of this in the sublinee ral

in $d\varepsilon$, rmine the Legost number of profix. Pers , discovarding any

cosmula profix: that contain all of the cosmular values , that number

of its. Using the first...

```
DIALOG(R) File 3 . EDM. TEMAN PATTNTS
 (c) 2007 European Panent Office. All rts. renerv.
 01930027
 Secure transaction management
 Verfahren und Vorzichtung zur gesicherten Transaktion.verwaltung
 Procede et dispositif de gestion de transactions securisees
 PATENT ASSIGNEE:
    Interminist Technologies Corp., (2434323), 955 Steward Drive.
 Sunny - le,
       CA 94 85, (May, (Applicant designated States: oll)
INVENTOR:
    Ginter, Karl I.. 10464 43rd Avenue, Beltsville, it 10705. (US)
     Spain, Francis ., all E daris Avenue, El Cerris MA 94531, (US)
    Shown, Vactor H., 105 Lattery Lane, Peth sda, Mich. #14, (US)
    Van Wie, David I., 51430 Williametre Otro t, 6, Fig ne, OR 37401,
 LEGAL REPRESENTATIVE:
     Bernstoad, Krith Durio Bowis (28273), BEDESFORD & Cr. 13 High
 Hollbarn,
        Lunden WCIV 6PX, (GB)
 PATEL: 101, No. Kissi, Pare): EP 1555591 AL 08(70) (Banic)
                                                                                         J511 ₹
                                                          EP 1555551
 APPLICANT (CC, No. Date):
                                                          EP 2005075672 960213;
 PRICE: 7 (JC, Mis, Patro): MS 303107 9 (213)
 DESIGNATED STATELL: AND FROM CHOOSE, DUDGES, DUGGES, BY: GREEN CHOOSE, LT. LI; LU;
    NL; PT; JE
 RELATE PARENT HOUSEL 1) - IN (AN):
    EP 861461 (E) __2.371)
 INTERMATIONAL PATENT CHASS (V7): G06F-001/0.; G06F-017/60
 ABUTEA THEP IS TOUGH
            method of and apporation for assembling softward elements to form
     oc butto't and ably (f c) are described, a re or. (3 3) containing
    information identifying the softward elecants (1 00, 110 , 1200,
 1202,
    69 , to be accoming to form the communent accomply is accessed. At
    in of the . There elements (10. , 1100) identified by the record
    con mish exemptable plocate, bude and at least only morth emitware
    exposite is a compact of the contract of the c
 and a
    he der (104) involug an execution space id miffer identifying which
 of a
    rung to be difference in the levels in the circle for the wealth
 as...
            unum open. The refferee elements is stiffed by the reword are
    e::
                              runn in the asimily
                                                                                  21.
                                                                                                   load. 1
            to ited him the limel of security of the inimporant assembly
    an i
    one only a spirit of the level of the trip and file lightle
 ex infor
            madentifier.
 APULT TO CRD OUTLE LET
```

```
Figure number on first page: 23
LEGW SILTUS ( ) no Publicate, Kind, Text):
                                                        19 7. Al Published apply action without come the report
  App. ration:
                                                           UNITED, AD Reparate publication of the search report
  Sea hilporti
                                                             Cha: 😘
                                                                       of the filtle of inconsists for any of even in
  C,:47 : 1
20761 - 14
  Chair ::
                                                           TA 5.4 A2 Title of invention (F a ich) character
2005(31)
                                                             SO 14 A2 Title of invention (Fren I.) changed:
· Chairti:
20060171
 Chan ju:
                                                           060725 A2 Title of invention (German) changed:
2016 ...5
 Ch. * * /:
                                                            U 7 M. Title of invent. .a Englin's changed:
2006 11
  Cha c. c
                                                             1 7.1 A2 mitle of invention (Free in charged)
2005 . 7
                                                             M 51 MA Tuble of invention ( ) and ) thing for
 Cha. ::
20 7: 7:
  C...-
                                                                               7.2 . The confirmation
                                                                                                                                                                       2011 ...
  C.:... ·
                                                                     125 /2 Title of invention of the change to
200 / - 3
  Change:
                                                           570.25 A2 Title of invention (Gordman) changed:
2007: 7..5
 Ch . o:
                                                           070725 A2 Title of invention (Errich) changed:
20.7 735
                                                           27 727 At Title of invention (Finneh) changed:
  Cha: : :
200, ....
                   of (Bublican on, a softmal, Application): Emplish; Emplish;
Ei. . . . . . . . .
FULL HIT AVAILAPILL :
Avail Text In Survival State

AND A Survival Sur
                                                                                                                         10 2
                                                                                                                       1910 8
Tot red count - de uments A + B 195030
  ... : "IFFCATION und recordinks (BYTE *buff ), im lains, int "far
                Julye, (maid )
           This innotion with a pucket stored in hair and "Trugth' size.
I:.
                            in 9 diff the gase of the cent in Location No.
    20
 ... of the function of the first advection of
    ex open, a formula en en lanage.

Live notius communication renar for a communication is service.
74
                  on ografia in ly an a prominging A to the is poided to but VDE of more align. A pre-exercic AFT are since integrated
\mathbf{w}_{-}
    or all-the positions, the means enhanced so the first first own calls
                   ulary Folia .... to TE functions of Example 1. In the unstions
60
```

NOTE:

other than VLE forct. is thee Figure 11A). The add-or position of \mathtt{API}

saudice 742 may remain: MDE function...

```
13/5,K/3 (Ttem 3 from file: 348)
DIALCG(R) File Barakunnanah PATANTS
(c) 1907 European Parant Office. All rts. reserv.
01613119
Method and apparatus for monitoring the performance of a computer
system'
Verfahren und Vorrichtung zur Leistungsuberwachung eines Rechnersystems
Methode of disposituf de surveillance de la performance d'un
systeme
   d'ordinateur
PATENT ASCIGNEE:
  Sun Microsystems, Ind., (2016592), 4150 Nembork Circle, Chica Clara,
   California 977 4 (US), (Applient designated Chines: all)
  Cantrill, Bryon, 1702 20th Street, San Francisc California 94107,
(US)
LEGAL REPRESENTATIVE:
  Davies, Simon Poberr et al (75453), D Young & Co, 11 New Fetter Lane,
   London, EC4A IDA, (GB)
PATEL 1 (CC, No. Film. Datol: EP 1371566 A2 03.000 (Basin)
APPLICATION (CC, 15, 15, 15) EP 20/3250416 130.
PRIOR TY 1 C, 14, 141 ,: 15 60863 02/129
DESIGNATED STATES: AT; BE; BG; CH; CY; CZ; DE; DY: FE; ES; FT; FR; GB;
 HU, IE; IT; II: LU: MI; Nh; PT; SH; SI; SY: TR
EXTERMED LAGRONATED IN THIS: AL; LT; LV; MK;
INTELLIATIONAL DATE " CL. 39 (17): G0 2-011/34
ABSTRUCT MP 10041 5 NO
   a system at last address, wided for monitoring the performance of
  computer system by dynamically interposing an instrumented trap
table. 7.
 bath address of a trop table, which may be come incl in a trap base
  and once regardly than by changed to indicate to country occurs trap
ta`∵l∈
 An instrumental trap table may gather a variety of statistics,
inclusing
 the type of tradend an entry timestamp. In instrumented trap table
 then call a new-incorporated trap table to process the trap. A
  nousline types As then table may pros control by the the unstrumented
  the table to the formular stabistics, for a majoran exit.
time. tang..
 An instrumented toop table may then return process flow to the
calling
 runding. In this comment useful performance strain and may be
 ....
                       in those the regular, fit in the iterate.
           Э.
AL.II. I
          _{\mathrm{SD}}
N( ::::
 Fir rollumbla oll firmm Çage: 1
LEMM STATE OF PROPERTY.
                            Kind, Text):
Applicat in
                  TITUS A Publishe applieding attent a troit report
LENGTH GS of which con, or compal, 750 lication is in the life in a cab;
Er
```

FULLWEIGHT AMAILABTICETT:

Available Jen Lunnuper Update Word Count

TO LES A 1 mm 1 ...6 1331 4811

Total reliconst Linnuper A 6163

Total ton count 1 c nt 3 0

Total ton count 4 domaints A + B 6163

...SPG TECTATE Country, and the time gent in the handler will

be accumulated in a memory location specific to Tun misses. In order to minimize the amount of knowledge the hernel must have ...

...side of the TLB return entry. Rather, it executes a known instruction ϵ

agreen memory limit in with the %tpc in a qualificat rister, for example register go. If the present...

...unders are) INTO Minus Lemmore) INSTR ("addings, 0, agass. Prior to en autros, to present a chanism may modify this instruction such that

ind site of the site of the TLB of the TLB of the control of the control of the misses from kern of all cuses employs a...

...a niral programme 50% functionally coupled with the bus for programme.

is function as instructions, a volatile memory (15 (e.g., random as section) 1.07 ± 0.04 with the bus (6 : asserted information and

instable lead for the charge grocessor 605 and a den-velocite memory 516 (1991), and a den-velocite memory ROM) coupled with the bus 500 for stollar.

statil ifform to a dimenstructions for the year secret at Computer system (in all a main all includes a changalic at new latic memory)

 $\theta = (0,1)$, finds, it is using information and the tension for the cumular proof some fine which...

... theregordance of the force, a rotating magnetic of the coupled with the bundle $\bar{\theta}$

for string information and instructions .

the hroughout the first point 100 c. We have less reptional along a larger than 2.630. Device...

```
13/. T/4 'ltom 4 fr t file: 348)
DIAMA (A) Tile TAR EUR & AL PATENTS
(c) 1207 Europe in Patent Ciffice. All rts. reserve
0151" 34
VIPEC OUR MIGHTON ALL SERVICE
VIDE II KUNG: VERTHER NOUN. -VORRICHTUNG
PROCUDE DESCODAGE VIMEO ET DISPOSITIF DE CODAGE COMMINANT
PATE I ASSIONNEL:
 Fruinklijke Hillips Electronics N.V., (200779), Gleenewoodseweg 1,
5601
      Elimina n, fitt is reprietor lesignates matternally
\texttt{INVERW} : :
 RU D. Mindent, Pril. Bilshlaan S. Mu-5656 AA Hir Milren, (MM)
LEG TO THIS ELECTION
 Linda C., Christian in 1 (4438:), Philipp Int Lieutual Exceptly &
   Clanderds, 150 Douglyard Haussmann, 75009 Perfo, (FP)
PATENT (C), No. K mil Fifti: EP 1374195 A2 1 1 1
                            EP 137-595 BI
                            WO 2002080565 021...
APPL: 37 H (C), Me. 2004): MP 2002/08586 0/200 0
                                                 W 000213997
     TY DO, 10, DOME TH 2001400916 010324; HT.
                                                 4 011130
DESTRUCTION OF THE CHE CY; DE; DK; ES, FT; FT; GB; GE; IT;
 AND THING AND ANY CONTRACT
EXTEND DOTA SIGNATED TOXANCE AD; ET; EC; MK; EU; CO
INTO 1 1 NAT 1 NAT 1 NEW 1 1 1 1 1 1 1 1 1 2 007/20
INTERNATION CALLS OF THE COLUMN TO ME ANTERIBUTE.
IPC - Level Value facts of Status Mersion Assist . Surve office:
 HUAR 30.7/01 1 1 2 5 10050101 10021010 5 5
NCTE.
 No A comment y LL Holley LDO
LECAL ST. TS (Lamb, Fuh Dath, Kind, Text):
                1011 4 M International application (Art. 158(1))
App in ni
                 02.304 A2 International applic to rout ring European
Apple of the
                          phase
                 11 le AD Fablishel application to here earth report
Applications
                 Ene ina , ni
E' : ::
                 Table 12 Note of Aspatch for a count manipation
                           onoru: 1 040507
                    The convention terms of changed:
C: : . . . .
200 11.
                      Title of inventor " light of mored:
C.: + + :
20" .
                  . .
                          Title of livelt
C. . . . . .
2005 .
Gia .
                Course Bl Grant of patent
Chan y is
                   % 4 1. Table of invention >
23- 6 11
                 11/214 B1 Title of invention (E. ....h) changed:
Chu:::e:
21 14
                 unifer of the of Threath of the character
C . 16.
20
                           Tile of the milk than the compact.
( ; ~ :
2:
C. . . . . .
                           limbe of layers (1) (5.5) absorbed:
```

```
Chair ii
 26 16 1.
 Cha. er
                  70.23 Pl Title of invention ( or an) changed:
 2001 1323
                  in and it mittle of invention of might changed:
 Challes
 2000 03
                 070527 PT Title of invention (French) changed:
 Character
 200731..3
                  Company Tiple of inversion and a christian
 Char. a:
 2007-111
                      or at Title of invent in ( Link) an used:
 Challer
 20171734
 Chan the
                     . . . ! Title of invent: : " now! manged:
 207 . . .
                 . If I Title of invention in ... ... ... ...
 C.... 15
 2( . / . :
 China :
                 TOTAL HI Title of invention (L.h. danged:
 20.1 .11
 Char a:
                  77 II 11 1 the or invention.
                                                      n_ n:
 201 7.3
 Chemina:
                  070 0 - By Title of invention ( 0., 00) chanced:
 2007000
 (.ia) ::
                  No first Title of three times (1195) discovers
 20071829
                 of Park I Title of inventors of most of led:
 2( ' ''' '.
 (
                  1 1 .1 Title of involting the same ged:
 20.
 Chartest
                 207 : 1
 Clian :
                  10919 Bi Title of invention () all objects
 2( `` ' ):
 LAUCT FIR (Publication From Adval, Application) From Eq. Football (From Eq. Front Ed.)
· FULLA AT AMATH BILLITA
       I Demb. Dameing
                         ∵o∹ te
                                   ...rc ~
       11/11/5 D (Eng., 1) Lut 538
                                     ·',
        . TIMS P (Graman) 200638
                                     5,84
                          1 13630
       T.L.IMS D
                Park 1
       3 80 B / / 25 E
                         100538
 Terminal Lower A
                  with across B
 To . Ora count
                                    422:
 To a \pi . Focunt when A + B
                                   422.
 .. SUMMERICATION than {\cal P} for mes, and T frames at the matter Linear term
 i٤
        I in an erold of the buffer, the felt.
                                                  ... / either
       l in a accesque dum de immediately audou
                                                 Ty to buffer of
          on the third of ending lifety
                                                  nu o finits
  inches in the from the
                        ...; prosess I was a or to I, E, E frames
        and the state of the the quantities of the second section each
   Fig. 11, the one of quantification on the interest its, for a
   In mo grantizer...
```

2007

...a: Plysis step in followed by a second past which processes said survistios in order to modify at least the modifical step size and, thus, to perform a normal harmonious dictrication in order to each manually the contract of the contra

... from . This income notation are minumed as each term of the consequence as

to inbuffer to limit at the incoder lide of a risble bitrate

cht die d, aud the DDFI-2 standard...

...c effectent linearly depending on the old also luc normasponding to the

concerned macroblock. The complexity is equal to the product of the number of bits used for coding each macrobleck and the

quant Lastion

atter sire.

of conding to an introduction.

... I lessing to an example bitstream pass control of a coming which the question stop will be nodified for each machine by the frame, in

ortion multipline in Attach attends

...effect data to THT, dominibed hereinunded. The dottemper yields a blocking artifact man to which is store and ise in order to medity

the statistics (complexities in the present case), new referenced by $ST_{ij}^{(m)}$ in Fig. 2. Thus

```
13/5.4/5 (Item 5 from file: 516)
 DIALIU(F : ile 348: EUTOCEAL FATEN. 1
  (c) 100% Hurobean Patent Office. All rts. remore.
  01293370
- INITIAL STAGE OF A MULTI-STAGE ALGORITHMIC FULTERY GENERATOR FOR
  TEST TO
     CHILD
  ANFAL 48 TUBE EINES MURSTUPIGEN ALGURITHMISCHEN MALTERGEMERATOR ZUR
     NAM TO=DAUSTETNEM
  ETAGA INTIAL ATUN GENERATEUR ALGORITHMIQUE / FACTIEURS ETAGES DE
  MOTIFS
    THOTHER POUR TESTER DES MICROCTROTTES INTHOPPES
  PATELL I LINEE:
   UNIDEA DRPOMATER. (84. 194), Township him and Union Feeting Roads
     Pox 100, Bloom Ed. 1, PA 19424-0001, (US), (P. grietor designated
  staucs:
  INVESTICATE
   RB CM. James, Mernon, 6462 W. Viltoria Bane, Chendier, AZ 85226,
   CONTINUE Robert, Davis, 1267 E. Flintlock Hack Chandler, AZ 85249,
  (US:
  LEGIL THERESENTA I DE
   Note the Chido Dr.-Inc. et al (2009), Profiate Codif. District &
            Transport (1845) Lunches
                                     DE)
  PATER TO LEGALETINA, LANGE STORES AT
                                                    (2:1:1:
                               FP 17 -.145
                               1.2 17.
                                     . 5
                              WO 2001003235
                             EP 2000975345
                                             10 1; JO 1000US29265
  APPL "TON (C", No, Date):
        7 (01, 10, 10 e): UP 432969 1103
  DESTILL THE STATES IN A ALE TO BE; CH CY; T + D + D ; WIT WI GB; GR;
  IE;
  IT : 11: 11: 11: 11: A: PT; SE; (Pub 1): DE; 1;
                   COTATES: AL; LTS LTS MK; . C; 3
  EXT. : BOLGIA
  INTE CONCURS FARRING CRASS (UT): 15 031/11-1
 CITY 10 1 10 1 10 EP 5 N7 / 10 43001 A 10 129 A 15 US
  5280
  CITE FIRE BUILD MO 1.15 UP 97 360 A ; MS 430.1 4 / ; TS 51 590.0 A ; US
   43 47' 1.
  NOTE.
   No Addocument published by EPO
  LEGA MATTS (Mys. Pub Dame, Kind, Mext):
                   nicros At International pyrie on. (Art. 188(1))
  Apr - ition:
                   12 04 A Internet. tal application or erin European
  At the second
                             ·...نe
                     [31] I sublicts Capple the first of the port
  :: 1 120423
       . . . . . .
                    19731 I Date C. Apielo r
  E \times
                       7 1 1522 7
                                      minus a de la marco de successione
  Ch.
  200: .
  Cl:.
                       in the interest of the second
  2011
```

```
Char .
                                   1 Will of Title of inventors (Nearth) in 193:
2004 /12
                                   040915 Bl Granted patent
 Grant:
                                   042401 Al Title of invention (Wrench) changed:
 Chango:
2004 715
Cha: 37:
                                   047.01 /1 Title of inventi n (English) changed:
2004071
                                   ^17-01 Al Title of invention (7 error) changein
 Char. in t
2001677
 Grant:
                                   040915 Bl Granted patent
 On 11.11 :
                                   152900 El No opposition fill 4: 20090016
 Cha 📑
                                   Cécli- El Millo - Enventi
                                                                                             - Jeru⊸n) c'hanghd:
2006
                                  folia Profision ( invent) . English changed:
 Chan th:
200€^
Ch...; c:
                                   2000 .19
Cha: "G:
                                   to 200 Pl Title of inventi ( 0 rman) changed:
200€ 30.
Cha 😁 :
                                   User" 9 Bt Title of invention (Fullish) changed:
2007
                                  16 kmg bi Title of inventire (Noem 1) chros is
Cha 👍 .:
LANGER HE (Publication, P. 1 redural Application): Fuglish; English;
Eng
FULL SALM INVALL INDERSE
             . imt lar nga
                                                  Croate
                                                                        Mord of the
            LOTA BOOK STATE OF THE
                                                                           67.
                                                                       541
                              ALLS B
                                                                        58.1
             LATMS B
                                 200138
            TPEC B (English) 200:38
Total and count a formment A
                                                                         0
Total fird count - f ment B
                                                                        01491
Total . . i count - . . me. na A + B
                                                                       22490
...S COTFICATE Wisher with a CO. Inc. and ion 1000 less as a seation
code
           which identifies it as the wrate memory instruction , and it
  CT.
  j ^ '
              at the positions field was then become an exist executed
   the stern dependent l. ...
...c ... unstruction of TTA direction, MC of course, MCS contaits, and
   circuits. Likewise, each masory modern I of Migure 1 can be
   clustracted of memby rolls of any type, comes those which store
data
  5 i · - -
                 flip flage term
Little of Lagran on the place of linearly on his within gare 10.
    rea.
             and the figure of the translation of the first of the fir
  .
                     and made in the state of the state of the state of
nye
                 mutally, with an \mathbb{R}^{n} but \mathbb{R}^{n} by \mathbb{R}^{n} , with \mathbb{R}^{n}
```

which
equals the nerior of Table 1A is followed by a corles of "1" bits

which
equals the nerior of Table that are is if the the
If Table 110,700,700, and the number of Table 110 with are
writes
in the cression of the number of the low by a...
so your as, then its run and 33 is referred over about the 37

because
in number to a plantal less temperature
/ than ther modification, any one of the literareams TDI, ETDO, and
MASK
int.

```
13/:,K/3 (Item 6 fr m file: 347)
DIALC (R) File 348: FUP PHAN PATENTS
(c) 7007 European Patent Office. All rts. reserv.
0129 : 11
SYSTEM FOR TESTING TO CHIPS SELECTIVELY WITH STOPED OR INTERNALLY
GENERAL ED
    FIT STREAMS
SYSTEM ZUM SELEKTIVEN TESTEN EINES IC CHIPS MIT GESPEICHERTEN ODER
    ERZEUGTEN BITSTROLEN
SYSTIME POUR TESTER DES PUCES DE CIRCUIT IN EGPEFS SELECTIVEMENT AVEC
   TRAINS DE BITS MYMODISES OU GENEUES EN MODE INTI NE
PATE TO A ISTGNESS:
 UNIUNG CORPORATION, '042794), Township Line and Union Meeting Roads
   i x b'', Blue Poll, "A 19424-0601, (US), .Proprietor designated
stat :.
INVE. R:
 RH LAS, Jamas, Vernon, 6462 W. Victoria Lane, Chandler, AZ 85226,
CCARLIN, Robert, David, 2267 E. Flintlock Place, Chandler, AZ 85249,
 BARR, Timbuhy, Allen, 243 S. Criss St., Charriller, 47 85216, (US)
LEGAL RELRESENTATIVE.
 More : Guid , Dr. -The. (40706), Colliano, Conf., Liganty & Staub,
  Elisamutración (% 4 liunullen, 'DE')
PATE 1 TO No. Ministructure LP 19. Aug. Al-
                                                      .dasi 1
                              EP 11, 1446 111
                              MO 20 13321.
                             EP 2000373110 01024; WO 2000029302
APPI
       Thi (CC, No, Date):
0010
PRIC (CC, No., Date): US 432966 931103
DEST WHEEL GRAVES (PRO A): AT; BE; CH; CY; IF: DM; EO; FI; PR; GB; GR;
IE:
 IT: LT: LM: MM; MM: DT; SE; (Pub P': DE; FM; G3
EXTERMINE DESTROY OF CONTROL AL; BT; BY; MK; BO; OT
INTERLIGIO. AL DATE VI CLASS (V7): GOIR-001/31.
CITED PATRICE (EM EV: ED 4 0876 A; FT 570067 A: MS - 52460 A
CITE
                10 1 E. 10 060 A ; IR 400 1 / 10 062100
NOTE
 No via nimero por lici. E ny Elo
LEGAL FILTING STYPES (See Little, Find Fixe):
 App . . . . . . . . . . .
                51 701 v. Innelse: Small to lintion. (Art. 198(1))
       ·.on:
                  Olu764 At International application entering European
                            phase
      · icn:
                  020731 Al Publishei applie blev viel search report
                  020731 Al Date of request for examination: 20020423
 Examilia Loni
                  001023 Al Date of diry which of the first examination
 Examination:
                           report: 200000
                  95 11 01 Granted potenti
 Grant:
                        . II. No сур. II<sup>mi</sup>ch II
                                                   14 625
 O: .. .. .. ..
                    Solida in open in navor 11 u2f
107 material not 1880 per eat
 Ου :.
                                                 at at an a
 Lc:
                            U. Alac in prate ( that v, date): DE
```

```
20 173 20
                  060405 F1 Title of invent. h (German) changed:
Chri. :
2005 5
                  060405 Bl Title of invention (English) changed:
Chatter
2006.4.5
                  nacana Bi Title of Invention (Frem h) changed:
Chaman:
2006 465
LANC UE (Fullication, Procedural, Application): English; English;
English
FUNDERLY AN ARLABELITY:
Available "ext Laurage Undate
                                      ard Count
     157-178 (Em. 1-h) 200338
C107778 B (W. 1-an) 100089
C107778 B (F. 1-oh) 200804
                                       633
                                       - 00
                           230 50 4
                                       . 55
               (1:1:1:1:4:1:1)
      : '' B
                          300115
Total - .d count - droument A
Total and count - document B
                                     22397
     od count - decuments A + B
                                     22597
...S . TUPATION single ford WC. Instruction of First des an operation
code.
 CF which identifies it as the write memory instruction, and it
 includes a memory address field 3/a. When impuraction 36 is executed
 othe patt in jerkrater in 11....
...chm by community of mm. circuit - ECD alarm to, MOS pirquits, and
 circuits. Likewitt of . . mer .y of dube 10 of liquit 1 can be
 of the steed of the crystells of the trystell unless those which store
dat:
 This is flip-fle; a or...
... It is from a inning mode as deported in the long tion with Figure 10.
   ... ..., as chatler madification, the reservoir bits which are
rea .
eracin i fire e chomeskry n. hile 13 can
                                                none lettermed
nun.
 Figure 5 chors in a ench word in this memory module 13 condists of
 bit to unitable, it is at a steger number of the community
...E to at horizon to fid. But to the Followell of the local fide bits
 some with numbers of TDO bits that in Equal from the
 IN I TO ALGUEATH IN TESTER, or the number of THT bits that are
wri
     The search of the property of the control of the search
         . • . • in.
                         ...m..2 in . Lie i
                                                   or staultien 37
be ·
 a course le
         . . .
                      intinni, anytoni
                                                  error TT , LTDO, and
                                       :. :
MASA
 in...
```